

Compal Confidential

Schematic Document


Crestline + ICH8M

2008 / 02 / 18 Rev:0.3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/12/28	Deciphered Date	2007/12/28	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-4131P
				Date: Monday, February 18, 2008	Rev 0.2
				Sheet 1 of 53	

File Name : LA-4131P

JAL60 UMA / Discrete



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/12/28	Deciphered Date	2007/12/28	Title	Block Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number		Rev 0.2
				LA-4131P		
Date:				Monday, February 18, 2008	Sheet 2 of 53	

O MEANS ON X MEANS OFF

State \ Power plane	+B	+5VALW +3VALW	+1.8V	+5VS +3VS +1.8VS +1.5VS +1.25VS +1.2VS +0.9VS +CPU_CORE +VGA_CORE +VCCP	CLOCK
S0	O	O	O	O	O
S3	O	O	O	X	O
S5 S4/AC	O	O	X	X	O
S5 S4/ Battery only	O	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X	X

X MEANS OFF

S4 : STD

S5 : SOFT OFF

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD21	0	PIRQG

Device	Address	Device	Address
Smart Battery	0001 011X b?	EMC1402-1-ACZL-TR_MSOP8	4C for CPU Thermal Sensor
EEPROM(24C16/02)	1010 000X b?		
(24C04)	1011 000Xb?		

Device	Address
Clock Generator (ICS ICS9LPR365)	1101 001Xb?
DDRII DIMM1	1001 000Xb?
DDRII DIMM2	1001 010Xb?

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	-VAL#	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF


Vcc	3.3V +/- 5%
Ra / Rc	100K +/- 5%


Board ID	Rb / Rd	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

[illegible]


Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date	2007/12/28	Deciphered Date	2007/12/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJ DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes	
				Document Number	
				LA-413IP	
				Date:	Monday, February 18, 2008
				Sheet	3 of 53
				Rev	0.2






layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0



Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.


Length match within 25 mils. The trace width/space/other is 20/7/25.



High Frequency Decoupling 10uF 0805 X5R -> 85 degree.


A4	JP1D	P6
A8	VSS[001]	P21
A11	VSS[002]	P24
A14	VSS[003]	P2
A16	VSS[004]	R5
A19	VSS[005]	R22
A23	VSS[006]	R25
A27	VSS[007]	T1
B6	VSS[008]	T4
B8	VSS[009]	T23
B11	VSS[010]	T26
B13	VSS[011]	U3
B16	VSS[012]	U6
B19	VSS[013]	U21
B21	VSS[014]	U24
B24	VSS[015]	V2
C5	VSS[016]	V5
C8	VSS[017]	V22
C11	VSS[018]	V25
C14	VSS[019]	W1
C16	VSS[020]	W4
C19	VSS[021]	W23
C22	VSS[022]	W26
C25	VSS[023]	Y3
D1	VSS[024]	Y6
D4	VSS[025]	Y21
D8	VSS[026]	Y24
D11	VSS[027]	AA2
D13	VSS[028]	AA5
D16	VSS[029]	AA8
D19	VSS[030]	AA11
D23	VSS[031]	AA14
D26	VSS[032]	AA16
E3	VSS[033]	AA19
E6	VSS[034]	AA22
E8	VSS[035]	AA25
E11	VSS[036]	AB1
E14	VSS[037]	AB4
E16	VSS[038]	AB8
E19	VSS[039]	AB11
E21	VSS[040]	AB13
E24	VSS[041]	AB16
F5	VSS[042]	AB19
F8	VSS[043]	AB23
F11	VSS[044]	AB26
F13	VSS[045]	AC3
F16	VSS[046]	AC6
F19	VSS[047]	AC8
F2	VSS[048]	AC11
F22	VSS[049]	AC14
F25	VSS[050]	AC16
G4	VSS[051]	AC19
G1	VSS[052]	AC21
G23	VSS[053]	AC24
G26	VSS[054]	AD2
H3	VSS[055]	AD5
H6	VSS[056]	AD8
H21	VSS[057]	AD11
H24	VSS[058]	AD13
J2	VSS[059]	AD16
J5	VSS[060]	AD19
J22	VSS[061]	AD22
J25	VSS[062]	AD25
K1	VSS[063]	AE1
K4	VSS[064]	AE4
K23	VSS[065]	AE8
K26	VSS[066]	AE11
L3	VSS[067]	AE14
L6	VSS[068]	AE16
L21	VSS[069]	AE19
L24	VSS[070]	AE23
M2	VSS[071]	AE26
M5	VSS[072]	A2
M22	VSS[073]	AF6
M25	VSS[074]	AF8
N1	VSS[075]	AF11
N4	VSS[076]	AF13
N23	VSS[077]	AF16
N26	VSS[078]	AF19
P3	VSS[079]	AF21
	VSS[080]	A25
	VSS[081]	AF25
	VSS[082]	

Place these caps inside
the CPU socket cavity.
(Left side on Top).




Place these caps inside
the CPU socket.
(Left side on Top).

Place these caps inside
the CPU socket cavity.
(Right side on Top side).




Place these caps inside
the CPU socket.
(Right side on Top).


Place these caps inside
the CPU socket cavity.
(Left side on Bottom).



Place these caps inside
the CPU socket cavity.
(Right side on Bottom).




Place these caps inside
the CPU socket.
(Left side on Top).




Place these caps inside
the CPU socket.
(Right side on Top side).


ESR <= 1.5m ohm
Capacitor > 880 uF

Place these inside
socket cavity on L8
(North side
Secondary)







http://laptopblue.vn











Security Classification	Compal Secret Data		Compal Electronics, Inc. Crestline(3/6) LVDS / CRT/ PCIE	
Issued Date	2007/12/28	Deciphered Date	2007/12/28	Title Crestline(3/6) LVDS / CRT/ PCIE Document Number LA-4131P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date Monday, February 18, 2008	Rev 0.2
3		2	1	Sheet 9 of 53



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2007/12/28		Deciphered Date	
				2007/12/28	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Crestline(4/6) PWR	
				Document Number	
				LA-4131P	
				Date: Monday, February 18, 2008	
				Sheet 10 of 53	









Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			Deciphered Date			Title		
2007/12/28			2007/12/28			DDR2 SO-DIMM I		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number			Rev		
LA-4131P			0.2			Date: Monday, February 18, 2008		
Sheet			13			of		
53			1					

http://laptopblue.vn



Layout Note:
Place near JDIM2



Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9VS




Layout Note:
Place these resistor
closely JDIM2,
all trace length Max=1.5"




SO-DIMM B
Bottom side

Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/12/28	Deciphered Date	2007/12/28			Title	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						DDR2 SO-DIMM II	LA-4131P	0.2
Date: Monday, February 18, 2008			Sheet 14 of 53					

CRT



LCD





Security Classification		Compal Secret Data	
Issued Date	2007/12/28	Deciphered Date	2007/12/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
Document Number		CRT Conn / LCD Conn	
Customer		LA-4131P	
Date		Monday, February 18, 2008	
Sheet		15 of 53	
Rev		0.2	





FSLC CLKSEL2	FSLB CLKSEL1	FSLA CLKSEL0	CPU MHz	SRC MHz	PCI MHz
0	1	0	200	100	33.3
0	1	1	166	100	33.3

FSB Frequency Selet:




CPU Driven	Stuff	R1107	R1135	R1083
*(Default)	No Stuff	R1074	R1086	R1098
	Stuff	R1086	R1139	R1135
667MHz	No Stuff	R1083	R1107	R1128
	Stuff	R1135	R1139	
800MHz	No Stuff	R1083	R1086	R1098
	Stuff	R1074	R1107	R1113



For ITP_EN, 0 =SRC8/SRC8#; 1 = ITP/ITP#
For 27_SEL, 0 = Enable DOT96 & SRC1,
1 = Enable SRC0 & 27MHz
For PCI2_EN, 0 = Overclocking of CPU and SRC Allowed
1 = Overclocking of CPU and SRC NOT allowed




Security Classification		Compal Secret Data		Title	
Issued Date	2007/12/28	Deciphered Date	2007/12/28	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-413IP	0.2
Date: Monday, February 18, 2008				Sheet	16 of 53





Check if use LPC













Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *



A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enble High= Default*


Place closely pin B10





XOR CHAIN ENTRANCE STRAP:RSVD

XOR Chain Entrance Strap		
ICH RSVD	HDA SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1



Place closely pin C5	Place closely pin AC9
----------------------	-----------------------











Diagram illustrating a network topology with four nodes (R221, R228, R245, R217) and their connections:


- Node R221 is connected to Node R228 via a link labeled **LAN_WOLFEN** (1, 2, 100K_0402_5%).
- Node R228 is connected to Node R245 via a link labeled **VRMPYWRGD** (1, 2, 100K_0402_5%).
- Node R245 is connected to Node R217 via a link labeled **DPRSLPVR** (1, 2, 499_0402_1%).
- Node R217 is connected to a red triangle (likely a terminal or power source) via a link labeled **PLT_RST#** (2, 1, 10K_0402_5%).








<p align="center">Compal Electronics, Inc.</p>			
<p>Title ICH8M(3/4) PM/USB/GPIO</p>			
<p>Part Size Custom</p>	<p>Document Number LA-4131P</p>		<p>Rev 0.2</p>
<p>Date: Monday, February 18, 2008</p>		<p>Sheet 19 of 53</p>	

[illegible]


Schematic diagram of a SATA to USB bridge IC connection. The IC is shown with pins 1 through 24. Pin 1 is connected to Ground4. Pin 2 is connected to Ground3. Pin 3 is connected to Ground2. Pin 4 is connected to Ground1. Pin 5 is connected to Ground. Pin 6 is connected to Ground. Pin 7 is connected to Ground. Pin 8 is connected to Ground. Pin 9 is connected to Ground. Pin 10 is connected to Ground. Pin 11 is connected to Ground. Pin 12 is connected to Ground. Pin 13 is connected to Ground. Pin 14 is connected to Ground. Pin 15 is connected to Ground. Pin 16 is connected to Ground. Pin 17 is connected to Ground. Pin 18 is connected to Ground. Pin 19 is connected to Ground. Pin 20 is connected to Ground. Pin 21 is connected to Ground. Pin 22 is connected to Ground. Pin 23 is connected to Ground. Pin 24 is connected to Ground. The IC is labeled 'SATA ITX DRX P1' and 'SATA ITX DRX N1'. The IC is labeled 'C713' and 'C711'. The IC is labeled '3900P_0402_50V7K'. The IC is labeled '+3VS' and '+5VS'. The IC is labeled 'W=80mils'. The IC is labeled 'HONDA LVC-D20SFYG3-D CONN@'.





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



HD Audio Codec




Regulator for Codec




Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
	10K	PORT-C (PIN 23, 24)
	5.1K	PORT-D (PIN 35, 36)
SENSE B	39.2K	PORT-E (PIN 14, 15)
	20K	PORT-F (PIN 16, 17)
	10K	PORT-G (PIN 43, 44)
	5.1K	PORT-H (PIN 45, 46)


Moat Bridge




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/12/28	Deciphered Date	2007/12/28	Title	Audio Codec ALC268	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4131P	0.2
				Date:	Monday, February 18, 2008	Sheet 23 of 53




Speaker Connector



Microphone In Jack




Headphone Out Jack




EC Beep


ICH Beep



Express Card Power Switch




Express Card




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/12/28	Deciphered Date	2007/12/28	Title	Express Card
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4131P
				Date	Monday, February 18, 2008
				Sheet	26 of 53
				Rev	0.2


Mini-Express Card---WLAN




Mini-Express Card---Robson




Power Button




Regulator for ENE sensor



INT_KBD Conn.




Function/B Conn.










Touch Pad/B Conn.

TP/B to M/B




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/12/28	Deciphered Date	2007/12/28	Title	PWR_OK / BTN / KB / TP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.2
Date:	Monday, February 18, 2008	Sheet	29	of	53




Security Classification	Compal Secret Data			Title	
Issued Date	2007/12/28	Deciphered Date	2007/12/28	USB Hub / Camera / Felcia / FP / BT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-4131P	0.2
				Date: Monday, February 18, 2008	Sheet 31 of 53


+3VALW to +3VS Transfer 4.5A




+5VALW to +5VS Transfer 6.5A




+3VALW to +3V_SB




+1.8V to +1.8VS Transfer (For Discrete)



VGA Discharge Circuit








Discharge Circuit






Security Classification		Compal Secret Data		Title	
Issued Date	2007/12/28	Deciphered Date	2007/12/28	DC/DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-4131P	0.2
				Date: Monday, February 18, 2008	Sheet 32 of 53

http://laptopblue.vn




Security Classification	Compal Secret Data			Title	
Issued Date	2007/12/28	Deciphered Date	2007/12/28	Screws	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-4131P	0.2
				Date: Monday, February 18, 2008	Sheet 33 of 53




BAR2_SIZE	NB8P
0	32Mb(Default)
1	16Mb

Security Classification		Compal Secret Data		<div style="text-align: right;"> Compal Electronics, Inc. <i>NB8P-SE Main</i> </div>	
Issued Date	2007/12/28	Deciphered Date	2007/12/28		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Doc. No.	
				Document Number	
				Rev	0.2
Date: Monday, February 18, 2008				Sheet	34 of 53

http://laptopblue.vn




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/12/28	Deciphered Date	2007/12/28	Title	NB8P-SE Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.2	
				LA-4131P		
Date: Monday, February 18, 2008				Sheet	37 of 53	




Straps	SUB_VENDOR	PCI_DEVID [4:0]	PEX_CFG[3:0]	PEX_PLL_TERM	SLOT_CLK_CFG
Description	0: BIOS not present 1: BIOS present	NB8P-GS: 0x0407 NB8P-GT: 0x0408 NB8P-SE: 0x0425	0X1	0: Enable 1: Disable	0: GPU&MCH do not share a common ref. CLK. 1: GPU&MCH share a common ref. CLK.
Setting	0: BIOS not present	NB8P-SE: 0x0425 (00101) Internal Pull down	0001: 0X1 (0001) Internal Pull down	1: Disable	1: GPU & MCH share a common ref. CLK.

RAM_CFG[3:0]







RAM_CFG3 0 = Single Rank 1 = Dual Rank	RAM_CFG2 RAM Size 0=16Mx32 1= 8Mx32	RAM_CFG[1:0] Vendor 10 = Hynix 11 = Samsung		Description
0	0	0	0	NB8P-GS
0	0	0	1	
0	0	1	0	Hynix (16M*32 4pcs = 256MB)
0	0	1	1	Samsung (16M*32 4pcs = 256MB)
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

ZZZ
VRAM








Security Classification	Compal Secret Data			Title	DCIN / Precharge	
Issued Date	2006/10/1	Deciphered Date	2007/5/01	Rev	0.2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JAL60	
				Date:	Monday, February 18, 2008	Sheet 41 of 50

90W adapter
 $I_{charge} = (V_{srset}/V_{vdac}) * (0.1/PR34) = 3A$
 $I_{adapter} = (V_{acset}/V_{vdac}) * (0.1/PR23) = 3.65A$
 Input OVP : 22.3V
 Input UVP : 17.26V
 Fsw : 300KHz



COIN RTC Battery






Rds(on) = 18m ohm(max) ; Rds(on) = 15m ohm(typical)

3.3VALWP
Imax=6A
Iocp=10.133A


Rds(on) = 18m ohm(max) ; Rds(on) = 15m ohm(typical)

5VALWP
Imax=6A
Iocp=10.146A


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/10/1	Deciphered Date	2007/05/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+3VALWP, +5VALWP	
Date: Monday, February 18, 2008		Sheet 43 of 50		Document Number	Rev
				JAL60	0.2





Security Classification	Compal Secret Data					
Issued Date	2006/10/1	Deciphered Date	2007/5/01	Title	+1.5VP/VCCPP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC.. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					JAL60	0.2
				Date:	Monday, February 18, 2008	Sheet 44 of 50




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/10/1	Deciphered Date	2007/05/30	Title	NB_CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	JAL70
				Date	Monday, February 18, 2008
				Sheet	45 of 10
				Rev	0.11




http://laptopblue.vn



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2005/10/1	Deciphered Date	2007/05/30	Title	+1.25VSP / +0.9VSP/ +1.2VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc#	Document Number	Rev
				025	JAL60	0.2
				Customer		
Date:				Monday, February 18, 2008	Sheet	47 of 50




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	+CPU CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	JAL60
				Rev	0.1
				Date	Monday, February 18, 2008
				Sheet	48 of 50




Battery Connect/OTP

CPU

PH1 under CPU bottom side :
CPU thermal protection at 90 +-3 degree C
Recovery at 50 +-3 degree C



LI-3S :13.5V----BATT-OVP=1.5V
BATT-OVP=0.111*BATT+



Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	ALL	ALL Page	07/11/30	DELL	base on customer request change SD SE to *L part	ALL SD* SE*	
2	P40	CHARGER	07/12/11	COMPAL	in order to meet the JETA rule,the charge voltage will be auto adjust by EC	ADD PR53(4.3K) PR54 PR51	
3	P41	+3VALWP/+5VALWP	07/12/11	COMPAL	When battery only and 4s shut down the system can not turn off the 3valwp and 5valwp	ADD PD16 (RB751V),PQ76(TP0610K)	
4	P41	+3VALWP/+5VALWP	07/12/11	COMPAL	in order to trial run ISL6237 2'nd source,reserve PC239 in ISL6237 PIN5.	ADD PC239 (1U 0603 10V)	
5	P44	+VGA_CORE	07/12/11	COMPAL	Base on HW power budger,change the VGA_CORE high low side MOS and choke.	change PQ81 from AO4466 to FDS6294,PQ82 from AO4712 to AO4456,PL32 from 1.8uH 9.5A to 1uH 21.3A	
6	P39	DC-IN / Precharge	07/12/11	COMPAL	base on customer spec no need CHARGE RTC, delete CHARGE RTC limit resister	Del PR210,PR211	
7	P46	CPU_CORE	07/12/14	COMPAL	EMI request to increase resister in CPU_CORE low side mos gate pin	ADD PR163(2.2 ohm),PR184(2.2ohm)	
8	P43	1.8VP	07/12/14	COMPAL	EMI request to increase resister in 1.8VP BOOT pin	Change PR340 from 0 ohm to 2.2 ohm	
9	P40	CHARGER	08/01/04	COMPAL	disable BQ24751 VIN detecte function	CHANGE PQ62 to @ and PR232 to @	
10	P40	CHARGER	08/02/12	COMPAL	EC have drop volotage in CHGVADJ,it will make the charge voltage not correct	CHANGE PR53 from 4.3k to 210k and PR54 from 10k to 499k	
11	P44	+VGA_CORE	08/02/12	COMPAL	Base on HW power budger,change the VGA_CORE output capacity	change PC301,PC307 from SF22001M300 S ELE CAP 220U 6.3V M F60(6.3X5.7) PXC to SGA20221150 S POLY C 220U 4V M D2 PSL LESR15M H1.9	
12							

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	28	EC_KB926/Reed Switch/BIOS/TPM	2007/11/14	Compal_HW	Change Board ID.	Change R459 to 8.2K ohm.	0.2
2	38	NB8P-SE_Straps	2007/11/14	Compal_HW	There is display issue on Discrete platform.	Not stuff R784.	0.2
3	32	DC/DC Interface	2007/11/19	Compal_HW	Sometime system can't detect USB device.	Change R522 pull high to +5VALW. (for SUSP)	0.2
4	15	CRT Conn/LCD Conn	2007/12/03	Compal_HW	Support BIST and LCD detect function for LCD panel.	Add nets: LCD_DET# , BIST and Modify the pin definition of JP4.	0.2
5	23	Audio Codec_ALC268	2007/12/03	Compal_EMI	There are EMI issue on DMIC_DATA and DMIC_CLK.	Add R933, R934, C1189, C1190 for EMI.	0.2
6	25	OZ129_Card Reader/1394	2007/12/03	Compal_HW	OZ129 has power sequence and leakage issue.	Update the circuit of OZ129 on Page 25.	0.2
7	28	EC_KB926/Reed Switch/BIOS/TPM	2007/12/03	Compal_HW	Can't Wake up on LAN.	Change R464 pull high to +3VALW for WOL.	0.2
8	28	EC_KB926/Reed Switch/BIOS/TPM	2007/12/03	Compal_HW	Support Wake up from USB Port and replace USB HUB port arrangement.	Add USB_EN# to enable USB power swith.	0.2
9	29	PWR_OK/BTN/KB/TP	2007/12/13	Compal_HW	51ON# shout down issue.	Change R493 pull down to GND and del R494.	0.2
10	29	PWR_OK/BTN/KB/TP	2007/12/03	Compal_HW	Int. Keyboard can't work.	Modify the pin definition of JKB1.	0.2
11	30	USB/1394 Conn	2007/12/03	Compal_HW	Support Wake up from USB Port.	1.U32, U33, U34, U51 change input voltage to +5VALW. 2.JUSBP1-5 change USB differential pair from ICH8M.	0.2
12	32	DC/DC Interface	2007/12/03	Compal_HW	VGA_PWGOD sequence issue.	1.Change R551 pull high to +5VALW and don't stuff R551. 2.Change VGA_PWGOD to PR352 pin2.	0.2
13	15	CRT Conn/LCD Conn	2007/12/13	Compal_HW	Dell 17" LCD Panel gray color issue.	Add Q83, Q84, R942, R943, C1191-C1194 for Dell 17" panel.	0.2
14	22	Realtek RTL8111C-GR	2007/12/13	Compal_EMI	These is EMI issue on Transformer.	Add R945-R952 and C1195-C1198 for EMI.	0.2
15	22	Realtek RTL8111C-GR	2007/12/18	Compal_HW	RJ-45: LED support "link" and "activity" status.	1.Change the connector of JLAN1. 2.Add D41, D42, D43, D44, R953, R954, R955.	0.2
16	15	CRT Conn/LCD Conn	2007/12/19	Compal_EMI	EMI' request.	Del CRT_GND, R105, R107 for EMI.	0.2
17	31	USB Hub/Camera/Felcia/FP/BT	2007/12/24	Compal_HW	Finfer Print assermble FFC.	Modify the definition of JFP1.	
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							
32							

Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Document Number	
2007/12/28		2007/12/28		EE PIR-1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.2	
Date:				Monday, February 18, 2008	
Sheet				51 of 53	

