

D

C

B

A

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, K16

07/23/2010


Page		Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	ALAN_DAI	02/26/2010
3	3	Power Block Diagram	MARTIN_YEH	2/25/2010
4	4	BOM Configuration	K6_MLB	12/11/2009
5	5	K16 BOM Variants	N/A	N/A
6	6	Revision History	N/A	N/A
7	7	Functional Test / No Test	(K99_MLB)	(02/16/2010)
8	8	Power Aliases	(K99_MLB)	(02/11/2010)
9	9	Signal Aliases	(MASTER)	(MASTER)
10	10	CPU FSB	K99_MLB	04/08/2010
11	11	CPU Power & Ground	K99_MLB	04/08/2010
12	12	CPU Decoupling & VID	(K99_MLB)	(02/11/2010)
13	13	eXtended Debug Port (Micro-XDP)	K99_MLB	03/01/2010
14	14	MCP CPU Interface	K99_MLB	04/08/2010
15	15	MCP Memory Interface	K99_MLB	04/08/2010
16	16	MCP PCIe Interfaces	K99_MLB	04/08/2010
17	17	MCP Graphics	K99_MLB	04/08/2010
18	18	MCP SATA, USB & Ethernet	K99_MLB	04/08/2010
19	19	MCP HDA, LPC & MISC	K99_MLB	04/08/2010
20	20	MCP Power & Ground	K99_MLB	04/08/2010
21	23	MCP89 Memory Rail Gating	K99_MLB	04/08/2010
22	24	MCP89 GFX Core Rail Gating	K99_MLB	04/08/2010
23	25	MCP Standard Decoupling	K99_MLB	04/08/2010
24	26	MCP Graphics Support	K99_MLB	04/08/2010
25	28	SB Misc	(K99_MLB)	(02/11/2010)
26	31	DDR3 DRAM Channel A (0-31)	K99_MLB	04/08/2010
27	32	DDR3 DRAM Channel A (32-63)	K99_MLB	04/08/2010
28	33	DDR3 DRAM Channel B (0-31)	K99_MLB	04/08/2010
29	34	DDR3 DRAM Channel B (32-63)	K99_MLB	04/08/2010
30	35	DDR BYPASSING 1	K99_MLB	04/08/2010
31	36	DDR BYPASSING 2	K99_MLB	04/08/2010
32	37	Memory Active Termination	K99_MLB	04/08/2010
33	39	FSB/DDR3 Vref Margining	K99_MLB	04/08/2010
34	40	X21 WIRELESS CONNECTOR	K99_MLB	04/08/2010
35	45	SATA CONNECTOR	K99_MLB	04/08/2010
36	46	External USB Connectors	K99_MLB	03/01/2010
37	47	Left I/O (LIO) Connector	(MASTER)	(MASTER)
38	48	SecureDigital Card Reader	(MASTER)	(MASTER)


Page		Contents	Sync	Date
39	49	SMC	K16_MLB	06/01/2010
40	50	SMC Support	(K99_MLB)	(03/01/2010)
41	51	LPC+SPI Debug Connector	K99_MLB	04/08/2010
42	52	K16/K99 SMus Connections	K99_MLB	07/23/2010
43	53	Voltage & Current Sensing	K99_MLB	04/08/2010
44	54	Current Sensing	K99_MLB	04/08/2010
45	55	Thermal Sensors	K99_MLB	04/08/2010
46	56	Fan	K99_MLB	04/08/2010
47	57	WELLSRING 1	K99_MLB	04/08/2010
48	61	SPI ROM	K99_MLB	04/08/2010
49	66	AUDIO0: SPEAKER AMP	K99_MLB	04/08/2010
50	69	DC-In & Battery Connectors	(MASTER)	(MASTER)
51	70	PBus Supply & Battery Charger	(K99_MLB)	(02/16/2010)
52	72	5V / 3.3V Power Supply	K99_MLB	04/08/2010
53	73	1.5V/1.35V LVDDR3 Supply	K16_MLB	06/01/2010
54	74	IMVP6 CPU VCore Regulator	(K99_MLB)	(02/16/2010)
55	75	MCP VCore Regulator	(K99_MLB)	(02/11/2010)
56	76	CPUVTT (1.05V) Power Supply	(K99_MLB)	(03/01/2010)
57	77	Misc Power Supplies	K99_MLB	04/08/2010
58	78	Power Sequencing	K99_MLB	04/08/2010
59	79	Power FETs	K99_MLB	04/08/2010
60	90	Internal DisplayPort Connector	K99_MLB	07/23/2010
61	93	External DisplayPort Support	K99_MLB	04/08/2010
62	94	DisplayPort Connector	K16_MLB	06/01/2010
63	97	LCD Backlight Driver	(K99_MLB)	(03/01/2010)
64	98	LCD Backlight Support	K99_MLB	04/08/2010
65	99	Additional CPU/GPU Decoupling	K99_MLB	05/18/2010
66	100	CPU/FSB Constraints	K99_MLB	04/08/2010
67	101	Memory Constraints	K99_MLB	04/08/2010
68	102	MCP Constraints 1	K99_MLB	04/08/2010
69	103	MCP Constraints 2	K99_MLB	04/08/2010
70	104	Ethernet Constraints	K99_MLB	04/08/2010
71	106	SMC Constraints	K99_MLB	04/08/2010
72	108	K16/K99 Specific Constraints	T27_MLB	09/08/2009
73	109	K99 RULE DEFINITIONS	K99_MLB	04/08/2010
74	110	Acoustic Cap BOM Config Tables	K16_MLB	06/01/2010


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8467	1	SCHEM,MLB,K16	SCH	CRITICAL	
820-2838	1	PCBF,MLB,K16	PCB	CRITICAL	

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2010-07-23

DRAWING TITLE			
SCHEM,MLB,K16			
 Apple Inc.	DRAWING NUMBER	051-8467	SIZE D
	REVISION	3.3.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	1 OF 110
		SHEET	1 OF 74





K16 BOM Variants on following page

DRAM CFG CHART

VENDOR	CFG 0	CFG 1
HYNIX	0	0
SAMSUNG	0	1
MICRON	1	0
ELPIDA	1	1

SIZE	CFG 2
2GB	0
4GB	1

DIE REV	CFG 3
A	0
B	1

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3820	1	IC,MCP89U-A01,24.5MMX24.5MM,1244FCBGA	U1400	CRITICAL	MCP89U:A01
337S3868	1	IC,MCP89U-A02,24.5MMX24.5MM,1244FCBGA	U1400	CRITICAL	MCP89U:A02
337S3938	1	IC,MCP89U-A03,24.5MMX24.5MM,1244FCBGA	U1400	CRITICAL	MCP89U:A03

333S0552	4	HYNIX,LVDDR3,1GBIT,7.5K11.0	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0552	4	HYNIX,LVDDR3,1GBIT,7.5K11.0	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0552	4	HYNIX,LVDDR3,1GBIT,7.5K11.0	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0552	4	HYNIX,LVDDR3,1GBIT,7.5K11.0	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0553	4	SAMSUNG,LVDDR3,1GBIT,7.5K11.0	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0553	4	SAMSUNG,LVDDR3,1GBIT,7.5K11.0	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0553	4	SAMSUNG,LVDDR3,1GBIT,7.5K11.0	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0553	4	SAMSUNG,LVDDR3,1GBIT,7.5K11.0	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0554	4	MICRON,LVDDR3,1GBIT,8K11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0554	4	MICRON,LVDDR3,1GBIT,8K11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0554	4	MICRON,LVDDR3,1GBIT,8K11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0554	4	MICRON,LVDDR3,1GBIT,8K11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0565	4	ELPIDA,LVDDR3,1GBIT,7.5K10.6	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_2GB
333S0565	4	ELPIDA,LVDDR3,1GBIT,7.5K10.6	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_2GB
333S0565	4	ELPIDA,LVDDR3,1GBIT,7.5K10.6	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:ELPIDA_2GB
333S0565	4	ELPIDA,LVDDR3,1GBIT,7.5K10.6	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:ELPIDA_2GB
333S0566	4	ELPIDA,LVDDR3,1GBIT,7.5K10.6	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0566	4	ELPIDA,LVDDR3,2GBIT,7.5K10.6	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0566	4	ELPIDA,LVDDR3,2GBIT,7.5K10.6	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0566	4	ELPIDA,LVDDR3,2GBIT,7.5K10.6	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0555	4	HYNIX,LVDDR3,2GBIT,9K11.1	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0555	4	HYNIX,LVDDR3,2GBIT,9K11.1	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0555	4	HYNIX,LVDDR3,2GBIT,9K11.1	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0555	4	HYNIX,LVDDR3,2GBIT,9K11.1	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0556	4	SAMSUNG,LVDDR3,2GBIT,7.5K11.0	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0556	4	SAMSUNG,LVDDR3,2GBIT,7.5K11.0	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0556	4	SAMSUNG,LVDDR3,2GBIT,7.5K11.0	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0556	4	SAMSUNG,LVDDR3,2GBIT,7.5K11.0	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0557	4	MICRON,LVDDR3,2GBIT,9K11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_4GB
333S0557	4	MICRON,LVDDR3,2GBIT,9K11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_4GB
333S0557	4	MICRON,LVDDR3,2GBIT,9K11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_TYPE:MICRON_4GB
333S0557	4	MICRON,LVDDR3,2GBIT,9K11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_TYPE:MICRON_4GB
353S2392	1	IC,ISL6259,BATCHARGER,4X4MM,QFN28	U7000	CRITICAL	ISL6259_SCREENED:NO
353S2929	1	IC,ISL6259,BATCHARGER,38,4C4MM,QFN28	U7000	CRITICAL	ISL6259_SCREENED:YES

BOM Groups

BOM GROUP	BOM OPTIONS
K16_COMMON	COMMON,ALTERNATE,PROJ:K16,K16_MISC,MCP89U:A03,K16_DEBUG:ENG,K16_PROGPARTS,SPI:41MHZ,LVDDR3:YES,WLAN_PCTL:HW,IPD_5V:S5_INT,IPD_3V3:S5
K16_MISC	DP_ESD,DP_PWR:SMC,VFRQ:SLPS3,HVDDLDO:FIXED,MCPHVDD:P2V5,MCPPLL_R:REG,SOPGOOD_BJT,ISL6259_SCREENED:YES,DP12C:SMC
K16_PROGPARTS	BOOTROM:UNLOCKED,SMC:PROG
K16_DEVEL:ENG	BKLT:ENG,BMON:ENG,XDP_CONN,LPCPLUS,VREFMRGN:YES,EFI_DEBUG,SOPGOOD_ISL,MCPPLL_LDO,S3_S0_LED
K16_DEVEL:PVT	LPCPLUS
K16_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG:YES,XDP
K16_DEBUG:PVT	DEVEL_BOM,BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO
K16_DEBUG:PROD	BKLT:PROD,BMON:PROD,SMC_DEBUG:YES,XDP,VREFMRGN:NO
DDR3:HYNIX_2GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB
DDR3:MICRON_2GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_2GB	DRAM_CFG0:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_2GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB
DDR3:HYNIX_4GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_4GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:MICRON_4GB
CAPS:SS	SS_CAP_2_2UF,SS_CAP_10UF,SS_CAP_1UF,SS_CAP_22UF
CAPS:MU	MU_CAP_2_2UF,MU_CAP_10UF,MU_CAP_1UF,MU_CAP_22UF
CAPS:TY	TY_CAP_2_2UF,TY_CAP_10UF,TY_CAP_1UF,TY_CAP_22UF

Programmable Parts

338S0563	1	IC,SMC,HS8/2117,9X9MM,TLP,HF	U4900	CRITICAL	SMC:BLANK
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM:BLANK

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
-------------	---------------------------	------------	---------	-----------


138S0681	138S0638		ALL	TAIYO YUDEN AS ALTERNATE
152S0874	152S0516		ALL	HAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	HAGLAYERS AS ALTERNATE
353S2987	353S2988	HVDDLDO:FIXED	ALL	TPS71725 ALTERNATE FOR U2590
104S0023	104S0018		ALL	CYNTEC/DALL AS ALTERNATES
107S0139	107S0075		ALL	CYNTEC AS ALTERNATE
138S0671	138S0673		ALL	TAIYO AS ALTERNATE
155S0578	155S0367		ALL	TAIYO AS ALTERNATE
376S0926	376S0610		ALL	FAIRCHILD AS ALTERNATE
155S0457	155S0329		ALL	HAGLAYERS AS ALTERNATE
377S0107	377S0066		ALL	ON SEMI AS ALTERNATE

SYNC MASTER=K6 MLB

SYNC DATE=12/11/2009

PAGE TITLE

BOM Configuration



Apple Inc.

DRAWING NUMBER

051-8467

SIZE

D

REVISION

3.3.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

PAGE

4 OF 110

SHEET

4 OF 74

Functional Test Points

NO_TEST Nets

J4001: AirPort / BT Connector

FUNC_TEST			
TRUE	PP3V3 WLAN_F	7 34 40	(Need 5 TPs)
TRUE	WIFI_EVENT_L	34 39 40	
TRUE	PCIE_AP_R2D_N	34 68	
TRUE	PCIE_AP_R2D_P	34 68	
TRUE	PCIE_CLK100M_AP_N	16 34 68	
TRUE	PCIE_CLK100M_AP_P	16 34 68	
TRUE	USB_BT_P	18 34 69	
TRUE	USB_BT_N	18 34 69	
TRUE	PCIE_AP_D2R_P	16 34 68	
TRUE	PCIE_AP_D2R_N	16 34 68	
TRUE	PCIE_WAKE_L	16 34	
TRUE	AP_RESET_CONN_L	34	
TRUE	AP_CLKREQ_O_L	34	
TRUE	=PP3V3_S3_BT	8 34	
			(Need to add 6 GND TPs)

J4501: SATA SSD Connector

FUNC_TEST			
TRUE	PP3V3_S0_HDD_R	7 35	(Need 5 TPs)
TRUE	SATA_HDD_D2R_C_P	35 68	
TRUE	SATA_HDD_D2R_C_N	35 68	
TRUE	SATA_HDD_R2D_N	35 68	
TRUE	SATA_HDD_R2D_P	35 68	
TRUE	SMC_HDD_QQB_TEMP	35 39	
TRUE	SMC_HDD_TEMP_CTL	35 39	
			(Need to add 6 GND TPs)

J4700: LIO Connector

FUNC_TEST			
TRUE	=PP3V42_G3H_ONEWIRE	8 37	(Need 2 TPs)
TRUE	=PP3V3_S0_AUDIO	8 37	
TRUE	=PP1V5R1V5_S0_AUDIO	8 37	
TRUE	SYS_ONEWIRE	37 39	
TRUE	SMC_BC_ACOK	9 37 39 40	
TRUE	=USB_PWR_EN	36 37 58	
TRUE	SMC_LID	7 37 39 40 47	
TRUE	=I2C_LIO_SDA	37 42	
TRUE	=I2C_LIO_SCL	37 42	
TRUE	=I2C_MIKEY_SCL	37 42	
TRUE	=I2C_MIKEY_SDA	37 42	
TRUE	AUD_IPHS_SWITCH_EN	19 37	
TRUE	AUD_IP_PERIPHERAL_DET	17 37	
TRUE	AUD_I2C_INT_L	19 37	
TRUE	AUD_GPIO_3	37 48	
TRUE	SPKRAMP_INR_N	37 49 72	
TRUE	SPKRAMP_INR_P	37 49 72	
TRUE	USB_EXTD_N	18 37 69	
TRUE	USB_EXTD_P	18 37 69	
TRUE	USB_CAMERA_N	18 37 69	
TRUE	USB_CAMERA_P	18 37 69	
TRUE	HDA_SDOUT	19 37 69	
TRUE	HDA_BIT_CLK	19 37 69	
TRUE	HDA_SDIN0	19 37 69	
TRUE	USB_EXTD_OC_L	18 37	
TRUE	HDA_RST_L	19 37 69	
TRUE	HDA_SYNC	19 37 69	
			(Need to add 5 GND TPs)

J4800: SD Card Connector

FUNC_TEST			
TRUE	PP3V3_SW_SD_PWR	38	
TRUE	SD_CLK	38 70	
TRUE	SD_CMD	38 70	
TRUE	SD_D<7..0>	38 70	
TRUE	SD_CD_L	38	
TRUE	SD_WP	38	
			(Need to add 2 GND TPs)

J5100: LPC+SPI Connector

FUNC_TEST			
TRUE	=PP3V3_S5_LPCPLUS	8 41	
TRUE	=PP5V_S0_LPCPLUS	8 41	
TRUE	LPC_AD<3..0>	19 39 41 69	
TRUE	SPI_ALT_MOSI	41 69	
TRUE	SPI_ALT_MISO	41 69	
TRUE	LPC_FRAME_L	19 39 41 69	
TRUE	PM_CLKRUN_L	19 39 41	
TRUE	SMC_TMS	39 40 41	
TRUE	LPCPLUS_RESET_L	25 41	
TRUE	SMC_TDO	39 40 41	
TRUE	SMC_TRST_L	39 41	
TRUE	SMC_MD1	39 41	
TRUE	SMC_TX_L	36 39 40 41	
TRUE	LPC_CLK33M_LPCPLUS	25 41 69	
TRUE	SPIROM_USE_MLB	19 41 48	
TRUE	SPI_ALT_CLK	41 69	
TRUE	SPI_ALT_CS_L	41 69	
TRUE	LPC_SERIRQ	19 39 41	
TRUE	LPC_PWRDWN_L	19 39 41	
TRUE	SMC_TDI	39 40 41	
TRUE	SMC_TCK	39 40 41	
TRUE	SMC_RESET_L	39 40 41 51	
TRUE	SMC_NMI	39 41	
TRUE	SMC_RX_L	36 39 40 41	
TRUE	LPCPLUS_GPIO	19 41	
			(Need to add 6 GND TPs)

J5600: Fan Connector

FUNC_TEST			
TRUE	PP5V_S0	7 8 58	
TRUE	FAN_RT_TACH	46	
TRUE	FAN_RT_PWM	46	
			(Need to add 1 GND TP)

J5700: IPD Flex Connector

FUNC_TEST			
TRUE	=PP5V_S3_TPAD	8 57	
TRUE	=PP3V42_G3H_TPAD	8 47	
TRUE	=PP3V3_S3_TPAD	8 47	
TRUE	USB_TPAD_CONN_P	47 72	
TRUE	USB_TPAD_CONN_N	47 72	
TRUE	=I2C_TPAD_SDA	42 47	
TRUE	=I2C_TPAD_SCL	42 47	
TRUE	SMC_ONOFF_L	39 40 47	
TRUE	SMC_LID	7 37 39 40 47	
TRUE	SMC_TPAD_RST_L	40 47	
			(Need to add 5 GND TPs)

J6900: DC-In Connector

FUNC_TEST			
TRUE	=PP18V5_DCIN_CONN	8 50	(Need 6 TPs)
TRUE	=PP5V_S3_LIO_CONN	8 50	
			(Need to add 6 GND TPs)

J6903: Speaker Connector

FUNC_TEST			
TRUE	SPKRAMP_R_P_OUT	49 50	
TRUE	SPKRAMP_R_N_OUT	49 50	

J6950: Battery Connector

FUNC_TEST			
TRUE	PPVBAT_G3H_CONN	50 51	(Need 4 TPs)
TRUE	SMBUS_SMC_BSA_SCL	42 71	
TRUE	SMBUS_SMC_BSA_SDA	42 71	
TRUE	SYS_DETECT_L	50	
			(Need to add 4 GND TPs near J6950 and 1 for shield)

J9000: Internal DP Connector


FUNC_TEST			
TRUE	PPVOUT_SW_LCDCLKLT	7 43 60 63	(Need 2 TPs)
TRUE	PP3V3_SW_LCD	60	
TRUE	=I2C_TCON_SDA	42 60	(Need 2 TPs)
TRUE	LED_RETURN_6	50 63	
TRUE	LED_RETURN_5	50 63	
TRUE	LED_RETURN_4	60 63	
TRUE	LED_RETURN_3	60 63	
TRUE	LED_RETURN_2	60 63	
TRUE	LED_RETURN_1	60 63	
TRUE	DP_INT_HPD_CONN	60	
TRUE	DP_INT_AUX_CH_C_N	60 72	
TRUE	DP_INT_AUX_CH_C_P	60 72	
TRUE	DP_INT_ML_F_P<0>	60 72	
TRUE	DP_INT_ML_F_N<0>	60 72	
TRUE	DP_INT_ML_F_P<1>	60 72	
TRUE	DP_INT_ML_F_N<1>	60 72	
TRUE	=I2C_TCON_SCL	42 60	
			(Need to add 5 GND TPs)


Misc Voltages & Control Signals

FUNC_TEST			
TRUE	PPVOUT_SW_LCDCLKLT	7 43 60 63	
TRUE	PPDCIN_S5_S5	8	
TRUE	PPBUS_G3H	8 43 50	
TRUE	PPBUS_G3H_ISNS	8	
TRUE	PP5V_S3	8	
TRUE	PP5V_S3_RTUSB_A_F	36	
TRUE	PP5V_S0	7 8 58	
TRUE	PP3V42_G3H	8	
TRUE	PP3V3_S5	8 58 72	
TRUE	PP3V3_SW_DPPWR	62	
TRUE	PP3V3_S3	8	
TRUE	PP3V3_WLAN_F	7 34 40	
TRUE	PP3V3_S0	8 58 72	
TRUE	PP3V3_S0_HDD_R	7 35	
TRUE	PP3V3_ENET	8	
TRUE	PP1V5R1V35_S3	8 72	
TRUE	PP1V5_S0	8 58 72	
TRUE	PP1V05_S0	8 58	
TRUE	PP1V05_S0_MCP_PLL_UF	8	
TRUE	PP0V9_S5	8	
TRUE	PP0V9_ENET	8	
TRUE	PPVCORE_S0_CPU	8 43	
TRUE	PPVCORE_S0_MCP	8 43	
			(Need to add 27 GND TPs)
TRUE	SMC_PM_G2_EN	39 58	
TRUE	PM_SLP_S4_L	19 39 58	
TRUE	PM_SLP_S3_L	19 39 40 58	


FSB Signals (Covered via CPU/MCP JTAG)

NO_TEST			
TRUE	FSB_A_L<35..3>	10 14 66	
TRUE	FSB_ADS_L	10 14 66	
TRUE	FSB_ADSTB_L<1..0>	10 14 66	
TRUE	FSB_D_L<63..0>	10 14 66	
TRUE	FSB_DINV_L<3..0>	10 14 66	
TRUE	FSB_DSTB_L_N<3..0>	10 14 66	
TRUE	FSB_DSTB_L_P<3..0>	10 14 66	
TRUE	FSB_HIT_L	10 14 66	
TRUE	FSB_HITM_L	10 14 66	
TRUE	FSB_LOCK_L	10 14 66	
TRUE	FSB_REQ_L<4..0>	10 14 66	


SYNC_MASTER=(K99_MLB)		SYNC_DATE=(02/16/2010)			
PAGE TITLE					
Functional Test / No Test					
 Apple Inc.	DRAWING NUMBER	051-8467	SIZE D		
	REVISION	3.3.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE	7 OF 110		
		SHEET	7 OF 74		




Plated Board Slot




CPU Heat Sink Mounting Bosses




MCP Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins

DisplayPort Pogo




USB/SD Card Pogo




DisplayPort PCB Stiffener


(Provides PCB support for small finger above J9400)



Digital Ground




CPU Aliases




DisplayPort Aliases



External DisplayPort Signals




Internal DisplayPort Signals




Ethernet Aliases




Charger Signal



MCPCOREISNS Signals




LVDS Aliases




PCI-E Aliases

Unused PCI-E Lanes




SATA Aliases

Unused SATA ODD Signals




USB Aliases

Unused USB Ports




Misc MCP89 Aliases



SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE		PAGE	
Signal Aliases		051-8467	
Apple Inc.		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		9 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		9 OF 74	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU VCORE HF AND BULK DECOUPLING


4x 270uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402




CPU VCORE VID CONNECTIONS

CPU VID<0..6> == IMVP6 VID<0..6>

VCCA (CPU AVdd) DECOUPLING




VCCP (CPU I/O) DECOUPLING



Micro2-XDP Connector


NOTE: This is not the standard XDP pinout.

Use with 920-0782 Adapter Flex to support chipset debug.



Direction of XDP adapter flex

Please place J1300 within 1" of board edge with odd-numbered pins facing edge. Avoid any tall components between J1300 and edge.



PE0 ports are Gen2-capable. 4 RCs: 4x, x2, x1, x1
PE1 ports are Gen1-only. 2 RCs: x1, x1

If PE0[3:0] are not used,
+VIO_PE_AVDD0 and +VIO_PE_DVDD0 can be GND

If PE0[4:5] and PE1[0:1] are not used,
+VIO_PE_AVDD1 and +VIO_PE_DVDD1 can be GND

D

D

C


C

B

B

A

A



SYNC MASTER=K99 MLB

SYNC DATE=04/08/2010

MCP Graphics

Apple Inc.

051-8467

3.3.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

17 OF 110


17 OF 74






HDA Output Caps


For EMI Reduction on HDA interface



GPIO Pull-Ups/Downs



Platform-Specific Connections



NOTE: MCP SLP_S5# signal has the behavior of Intel's SLP_S4# signal

BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

BIOS Boot Select

I/F	LPC_FRAME#
LPC	0
SPI	1

NOTE: MCP89 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

SPI Frequency Select


Frequency	SPI_DO	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
42.7 MHz	1	0
62.5 MHz	1	1

NOTE: 42 & 62 Mhz use FAST_READ command. Straps not provided on this page.


NOTE: MCP SLP_S5# pin has the behavior of Intel's SLP_S4# signal.

MCP_SPKR:
0 = USER mode (Normal boot mode)
1 = SAFE mode (For ROMSIP recovery)
Connects to SMC for automatic recovery.


PAGE TITLE		SYNC DATE=04/08/2010	
MCP HDA, LPC & MISC		DRAWING NUMBER 051-8467	
Apple Inc.		REVISION 3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE 19 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET 19 OF 74	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



DIMM CKE Clamps




1



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2988	1	IC, MIC5366, LDO REG, 2.5V, 150mA, SC70	U2590	CRITICAL	HVDDLDO: FIXED
353S2979	1	IC, LDO, TPS717, ADJ, 150mA, 3%, SC70, HF	U2590	CRITICAL	HVDDLDO: ADJ

$$V_{out} = 0.8V * (R_a + R_b) / R_b, R_b \sim 320k\Omega$$

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
MCP Standard Decoupling			
 Apple Inc.		DRAWING NUMBER	051-8467
		SIZE	D
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		25 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		23 OF 74	
IV ALL RIGHTS RESERVED			

D

C

B




A

D

C



B


A



=PP3V3R1V8 S0 MCP_IFP_VDD 17

=PP1V05 S0 MCP_PLL IFP 17



SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
MCP Graphics Support		Support	
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8467		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		3.3.0
	BRANCH		
	PAGE		26 OF 110
	SHEET		24 OF 74

NO STUFF

CRITICAL

Y2810 32.768K 7X1.5X1.4-08

C2810 12PF 5V 25V NP0-COG 201

C2811 12PF 5V 25V NP0-COG 201

R2810 1/20W 10F 201

R2811 10.0M 5V 1/20W 10F 201


RTC CLK32K XTALOUT

RTC CLK32K XTALOUT R

RTC CLK32K XTALIN

The schematic diagram illustrates the MCP_CLK25M_XTALOUT circuit. It features a differential signal path starting from the MCP_CLK25M_XTALIN input. The signal lines pass through two 1/20W 5k resistors (R2815) in series. A 25.0000M crystal (Y2815) is connected between the two signal lines. The output is labeled MCP_CLK25M_XTALOUT R. The circuit also includes two 12PF capacitors (C2815) connected to ground. The output is labeled MCP_CLK25M_XTALOUT R.

LPC Reset (Unbuffered)



1.6V **PCIE RESET L**
MAKES_RASER=TRUE

5k
1/20W
201

PCA9557D RESET L 33

5k
1/20W
201

BKLT_PLT_RST L 64

5k
1/20W
201

AP RESET L 34


5k
1/20W
201

SDCARD_PLT_RST L 38

Schematic diagram of the MCP PS_PWRGD signal path:


- U2850** (74LVC1G08GW SOT353) is a 1-input inverter.
- C2850** (0.1uF, 5.5V, 201) is a capacitor connected to the output of U2850 (pin 4) and ground.
- ALL SYS_PWRGD** (pin 58) is connected to the input of U2850 (pin 1, B).
- VR_PWRGOOD_DELAY** (pin 54) is connected to the input of U2850 (pin 2, A).
- MCP_PS_PWRGD** (pin 19) is the output of U2850 (pin 4, A).
- The output of U2850 (pin 3) is connected to ground.

[illegible]


SYNC MASTER=(K99 MLB)		SYNC DATE=(02/11/2010)	
PAGE TITLE			
SB Misc			
	Apple Inc.		DRAWING NUMBER 051-8467
			SIZE D
		REVISION 3.3.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
		BRANCH PAGE 28 OF 110	
		SHEET 25 OF 74	





A





A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL








SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
DDR BYPASSING 1			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-8467	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		REVISION	
		3.3.0	
		BRANCH	
		PAGE	
		35	OF 110
		SHEET	
		30	OF 74





MEM CLOCK TERMINATION

Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



D

C

B


A

D

C

B

A



Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF


Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA


BOM options provided by this page:


- VREFMRGN:YES - Stuffs VREF Margining Circuitry.
- VREFMRGN:NO - Bypasses VREF Margining Circuitry.

	MEM VREF DQ	MEM VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	C	D	D
PCA9557D Pin:	1	3	5	7
Nominal value		0.75V (DAC: 0x3A)	1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)	1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
Vref current:		+3.4mA - -3.4mA (- = sourced)	+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:		7.69mV / step @ output	8.59mV / step @ output	9.24mV / step @ output


SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
FSB/DDR3 Vref Margining			
 Apple Inc.		DRAWING NUMBER	81426
		051-8467	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.3.0
		BRANCH	
		PAGE	39 OF 110
		SHEET	33 OF 74




SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
X21 WIRELESS CONNECTION			
 Apple Inc.	DRAWING NUMBER		8142
	051-8467		D
	REVISION		
		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		40 OF 110	
SHEET		34 OF 74	




Port Power Switch




USB/SMC Debug Mux





Right USB Port









NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit



System (Sleep) LED Circuit




SMC FSB to 3.3V Level Shifting



SMC Aliases


SMC LCDCLKT ISENSE	=	SMS X AXIS
SMC WLAN ISENSE	=	SMS Y AXIS
SMC HDD ISENSE	=	SMS Z AXIS
SMC CSREG ISENSE	=	SMC ADC14
SMC LCDCLKT VSENSE	=	SMC ADC15
SMC MCP CORE ISENSE	=	SMC NB CORE ISENSE
SMC MCP DDR ISENSE	=	SMC NB DDR ISENSE
SMC 1V5S3 ISENSE	=	SMC NB MISC ISENSE
TP SMC ANALOG ID	=	SMC ANALOG ID
TP SMC GPU ISENSE	=	SMC GPU ISENSE
SMC MCP VSENSE	=	SMC GPU VSENSE
SMC GFX THROTTLE L	=	SMC IG THROTTLE L
SMS INT L	=	SMC SMS INT
MCP WAKE REO L	=	SMC G3H POWERON L




Unused Pins

SMS ONOFF L	=	TP SMS ONOFF L
SMC SYS KBDLED	=	TP SMC SYS KBDLED
SMC FAN 1 CTL	=	TP SMC FAN 1 CTL
TP SMC FAN 1 TACH	=	SMC FAN 1 TACH
SMC FAN 2 CTL	=	NC SMC FAN 2 CTL
NC SMC FAN 2 TACH	=	SMC FAN 2 TACH
SMC FAN 3 CTL	=	NC SMC FAN 3 CTL
NC SMC FAN 3 TACH	=	SMC FAN 3 TACH
SMC RSTGATE L	=	TP SMC RSTGATE L
SMC P10	=	TP SMC P10
SMC P20	=	TP SMC P20
SMC P24	=	TP SMC P24
SMC PH3	=	TP SMC PH3

SMC Pull-ups




SMC Pull-downs




SYNC MASTER=(K99 MLB)		SYNC DATE=(03/01/2010)	
PAGE TITLE			
SMC Support		DRAWING NUMBER	SIZE
Apple Inc.		051-8467	D
REVISION		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		50 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 74	
IV ALL RIGHTS RESERVED			


LPC+SPI Connector





SPI Bus Series Termination




EFI Debug ROM




SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
LPC+SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	51 OF 110
SHEET		41 OF 74	




CPU Voltage Sense / Filter




MCP Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




DDR3 1V5R1V35 Current Sense / Filter




AirPort Current Sense / Filter



HDD Current Sense / Filter




LCD Backlight Driver Input Current Sense / Filter




SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE		Voltage & Current Sensing	
Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


DCIN (AMON) Current Sense, RMUX & Filter




Battery (BMON) Current Sense, MUX & Filter




Chipset Regulators High-Side Current Sense / Filter



MCP VCore Current Sense Filter





MCP MEM VDD Current Sense / Filter



VERIFY ALL RESISTOR AND GAINS

CPU VCore Load Side Current Sense / Filter



SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
Current Sensing			
 Apple Inc.		DRAWING NUMBER	051-8467
		SIZE	D
		REVISION	3.3.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	54 OF 110
		SHEET	44 OF 74

D




B





1

FAN CONNECTOR



IPD Flex Connector





MCP89 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
41.7 MHz	1	0
62.5 MHz	1	1
NOTE: 42 & 62 MHz use FAST_READ command.		

D

D

C


C


B

B



A

A




SYNC MASTER=K99_MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
AUDIO0: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8467		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		3.3.0	
		BRANCH	
		PAGE	
		66 OF 110	
		SHEET	
		49 OF 74	

MLB to LIO Power Cable Connector




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator




Debug LEDs


(For development only)




Right Speaker Connector



K16-Specific Battery Connector



PAGE TITLE		PAGE NUMBER	
DC-In & Battery Connectors		051-8467	
Apple Inc.		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		69 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		50 OF 74	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



10

D

D

C


C


B

B

A

A



SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
5V / 3.3V Power Supply			
 Apple Inc.		DRAWING NUMBER	051-8467
		SIZE	D
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		72 OF 110	
SHEET		52 OF 74	

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



Use LVDDR3:YES for fixed 1.35V operation or LVDDR3:NO for fixed 1.5V operation.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0331	1	RES,15K,1%,1/16W,MF-LF,0402	R7321		LVDDR3:NO

SYNC MASTER=K16_MLB

SYNC DATE=06/01/2010

1.5V/1.35V LVDDR3 Supply

Apple Inc.

051-8467

REVISION

3.3.0

73 OF 110

SHEET

53 OF 74

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



OCp = 21.5mV / R7480 + 3.1A
Vpmon = 90 * K * R7480 * Vo * Io
K = R7450 / (R7450 + R7451 + R7452)
28A @ 1V = 1.764V
Load Line = R7480 * 6 / (500U * R7414)

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
54 GND IMVP6 SGND	0.50 MM	0.20 MM
54 IMVP6 DROOP	0.25 MM	0.20 MM
54 IMVP6 THERM	0.25 MM	0.20 MM
54 IMVP6 ISLEW	0.25 MM	0.20 MM
54 PP1V7 S0 IMVP6 VREF	0.25 MM	0.20 MM
54 PP5V S0 IMVP6 V5FILT	0.25 MM	0.20 MM
54 IMVP6 LL	1.5 MM	0.20 MM
54 IMVP6 VBST	0.25 MM	0.20 MM
54 IMVP6 DRVH	1.5 MM	0.20 MM
54 IMVP6 DRVL	1.5 MM	0.20 MM
54 IMVP6 VBST RC	1.5 MM	0.20 MM

SYNC MASTER=(K99 MLB)

SYNC DATE=(02/16/2010)

IMVP6 CPU VCore Regulator

Apple Inc.

051-8467

74 OF 110

54 OF 74

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED




K6 NOTES : XOR AND INVERTER IS REMOVED, CANNOT SYNC THIS PAGE FROM T27


SHEET
55 OF 74



1.5V S0 Regulator




5.0V S5 IPD LDO



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3034	1	IC,LDO,MIC5235,5V,1A,150MA,SOT23-5	U7760		IPD_5V:S5_EXT


1.05V S0 MCP PLL LDO




BOMOPTIONS:


MCPPLL_R:LDO - 1.05V S0 USED FOR MCP PLL LDO POWER.
MCPPLL_LDO - STUFFS U7740 AND RELATED CIRCUITRY.
TO USE U7740, MCPPLL_R:LDO AND MCPPLL_LDO MUST BE ACTIVE.
TO USE 1.05V S0, MCPPLL_R:REG MUST BE ACTIVE, MCPPLL_LDO CAN BE ACTIVE, MCPPLL_R:LDO MUST BE INACTIVE.

MCP 0.9V S5 (AUXC) Switcher




SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	051-8467
		SIZE	D
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	77 OF 110
		SHEET	57 OF 74


S5 Rail Enables & PGOOD




S3 Rail Enables




ENET Rail Enables



S0 Rail Enables




VTT Rail Enable




S0 Rail PGOOD Circuitry

S0 Rail PGOOD (ISL Version)




S0 Rail PGOOD (BJT Version)




Power Control Signals

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

ISL6259 Frequency Select




WLAN Enable Generation




PAGE TITLE		PAGE DATE=04/08/2010	
Power Sequencing		DRAWING NUMBER	
Apple Inc.		051-8467	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		3.3.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		78 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		58 OF 74	


3.3V S3 FET




3.3V ENET Switch




3.3V S0 FET



0.9V ENET FET



5V S0 FET








1



Port Power Switch





SYNC MASTER=K16 MLB		SYNC DATE=06/01/2010	
PAGE TITLE			
DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	94 OF 110
		SHEET	62 OF 74




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG
353S2896	1	IC,LP8545,LED BKLT CTRLR,PRODUCTIO,LLP24	U9701	CRITICAL	PROJ:K16
353S2967	1	IC,LP8545,LED BKLT CTRLR,LLP24,K99 VER	U9701	CRITICAL	PROJ:K99

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=(K99 MLB)		SYNC DATE=(03/01/2010)	
PAGE TITLE			
LCD Backlight Driver			
 Apple Inc.		DRAWING NUMBER	051-8467
		REVISION	3.3.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	97 OF 110
		SHEET	63 OF 74
		SIZE	D



ADDITIONAL CPU VCORE HF DECOUPLING
40x 1uF 0402



FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
Signals within each 4x group should be matched within 5 ps of strobe.
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 135 ps.
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

FSB 2X signals / groups shown in signal table on right.
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 270 ps.
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.1.4

FSB Clock Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
FSB_1X	FSB_55S	FSB_1X	FSB ADS L	7 10 14
FSB_BREQ0_L	FSB_55S	FSB_1X	FSB_BREQ0_L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB BNR L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB BPRI L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB DBSY L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB DEFER L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB DRDY L	10 14
FSB_1X	FSB_55S	FSB_1X	FSB HIT L	7 10 14
FSB_1X	FSB_55S	FSB_1X	FSB HITM L	7 10 14
FSB_1X	FSB_55S	FSB_1X	FSB LOCK L	7 10 14
FSB_CPURST_L	FSB_55S	FSB_1X	FSB_CPURST L	10 13 14
FSB_1X	FSB_55S	FSB_1X	FSB RS L<2..0>	10 14
FSB_1X	FSB_55S	FSB_1X	FSB TRDY L	10 14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU A20M L	10 14
CPU_BSEL	CPU_55S	CPU_AGTL	CPU BSEL<2..0>	9 10
CPU_FERR_L	CPU_55S	CPU_8MIL	CPU FERR L	10 14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU IGNE L	10 14
CPU_INIT_L	CPU_55S	CPU_AGTL	CPU INIT L	10 14
CPU_ASYNC_R	CPU_55S	CPU_AGTL	CPU INTR	10 14
CPU_ASYNC_R	CPU_55S	CPU_AGTL	CPU NMI	10 14
CPU_PROCHOT_L	CPU_55S	CPU_AGTL	CPU PROCHOT L	10 14 40
CPU_PWRGD	CPU_55S	CPU_AGTL	CPU PWRGD	10 13 14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU SMI L	10 14
CPU_ASYNC	CPU_55S	CPU_AGTL	CPU STPCLK L	10 14
PM_THERMTRIP_L	CPU_55S	CPU_8MIL	PM THERMTRIP L	10 14 40
FSB_CPUSLP_L	CPU_55S	CPU_AGTL	FSB CPUSLP L	10 14
CPU_FROM_SR	CPU_55S	CPU_AGTL	CPU DPSLP L	10 14
CPU_DPRSTP_L	CPU_55S	CPU_AGTL	CPU DPRSTP L	10 14 54
CPU_ASYNC	CPU_55S	CPU_AGTL	FSB DPWR L	10 14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10 14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13 14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14
CPU_IERR_L	CPU_55S		CPU IERR L	10
PM DPRSLPVR	CPU_55S	CPU_AGTL	PM DPRSLPVR	14 54
(See above)	CPU_55S	CPU_AGTL	IMVP DPRSLPVR	
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 33
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CPU_50S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST L	13
	CPU_55S	CPU_8MIL	CPU VID<6..0>	11 12 54
	CPU_55S	CPU_8MIL	IMVP6 VID<6..0>	12
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 54
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 54
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	54
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	54

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
CPU/FSB Constraints			
 Apple Inc.	DRAWING NUMBER	051-8467	SIZE D
	REVISION	3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		100 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		66 OF 74	
IV ALL RIGHTS RESERVED			

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_QS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_QS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_QS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_QS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_QS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_QS	MEM_CLK	*	MEM_QS2MEM
MEM_QS	MEM_CTRL	*	MEM_QS2MEM
MEM_QS	MEM_CMD	*	MEM_QS2MEM
MEM_QS	MEM_DATA	*	MEM_QS2MEM
MEM_QS	MEM_QS	*	MEM_QS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_QS	*	*	MEM_2OTHER

DDR3:
DQ signals should be matched within 5 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 360 ps
No DQS to clock matching requirement.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
CMD/CTRL signals should be matched within 150 ps.
All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.2

MEM_A/B_CKE EC SET NAME IS CHANGED ON K6, CANNOT SYNC THIS PAGE FROM T27

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK P<5..0>	9 15 26 27 32
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK N<5..0>	9 15 26 27 32
MEM_A_CKE	MEM_50S	MEM_CTRL	MEM A CKE<3..0>	15 21 26 27 32
MEM_A_CNTRL	MEM_50S	MEM_CTRL	MEM A CS L<3..0>	15 26 27 32
MEM_A_CNTRL	MEM_50S	MEM_CTRL	MEM A ODT<3..0>	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A A<15..0>	9 15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A BA<2..0>	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A RAS L	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A CAS L	15 26 27 32
MEM_A_CMD	MEM_50S	MEM_CMD	MEM A WE L	15 26 27 32
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>	15 26
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>	15 26
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>	15 26
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>	15 26
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>	15 27
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>	15 27
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>	15 27
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>	15 27
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DM<0>	15 26
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DM<1>	15 26
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DM<2>	15 26
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DM<3>	15 26
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DM<4>	15 27
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DM<5>	15 27
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DM<6>	15 27
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DM<7>	15 27
MEM_A_DQS0	MEM_70D	MEM_QS	MEM A DQS P<0>	15 26
MEM_A_DQS0	MEM_70D	MEM_QS	MEM A DQS N<0>	15 26
MEM_A_DQS1	MEM_70D	MEM_QS	MEM A DQS P<1>	15 26
MEM_A_DQS1	MEM_70D	MEM_QS	MEM A DQS N<1>	15 26
MEM_A_DQS2	MEM_70D	MEM_QS	MEM A DQS P<2>	15 26
MEM_A_DQS2	MEM_70D	MEM_QS	MEM A DQS N<2>	15 26
MEM_A_DQS3	MEM_70D	MEM_QS	MEM A DQS P<3>	15 26
MEM_A_DQS3	MEM_70D	MEM_QS	MEM A DQS N<3>	15 26
MEM_A_DQS4	MEM_70D	MEM_QS	MEM A DQS P<4>	15 27
MEM_A_DQS4	MEM_70D	MEM_QS	MEM A DQS N<4>	15 27
MEM_A_DQS5	MEM_70D	MEM_QS	MEM A DQS P<5>	15 27
MEM_A_DQS5	MEM_70D	MEM_QS	MEM A DQS N<5>	15 27
MEM_A_DQS6	MEM_70D	MEM_QS	MEM A DQS P<6>	15 27
MEM_A_DQS6	MEM_70D	MEM_QS	MEM A DQS N<6>	15 27
MEM_A_DQS7	MEM_70D	MEM_QS	MEM A DQS P<7>	15 27
MEM_A_DQS7	MEM_70D	MEM_QS	MEM A DQS N<7>	15 27
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK P<5..0>	9 15 28 29 32
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK N<5..0>	9 15 28 29 32
MEM_B_CKE	MEM_50S	MEM_CTRL	MEM B CKE<3..0>	15 21 28 29 32
MEM_B_CNTRL	MEM_50S	MEM_CTRL	MEM B CS L<3..0>	15 28 29 32
MEM_B_CNTRL	MEM_50S	MEM_CTRL	MEM B ODT<3..0>	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B A<15..0>	9 15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B BA<2..0>	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B RAS L	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B CAS L	15 28 29 32
MEM_B_CMD	MEM_50S	MEM_CMD	MEM B WE L	15 28 29 32
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>	15 29
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>	15 29
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>	15 29
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>	15 29
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DM<4>	15 29
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DM<5>	15 29
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DM<6>	15 29
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DM<7>	15 29
MEM_B_DQS0	MEM_70D	MEM_QS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_QS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_QS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_QS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_QS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_QS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_QS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_QS	MEM B DQS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_QS	MEM B DQS P<4>	15 29
MEM_B_DQS4	MEM_70D	MEM_QS	MEM B DQS N<4>	15 29
MEM_B_DQS5	MEM_70D	MEM_QS	MEM B DQS P<5>	15 29
MEM_B_DQS5	MEM_70D	MEM_QS	MEM B DQS N<5>	15 29
MEM_B_DQS6	MEM_70D	MEM_QS	MEM B DQS P<6>	15 29
MEM_B_DQS6	MEM_70D	MEM_QS	MEM B DQS N<6>	15 29
MEM_B_DQS7	MEM_70D	MEM_QS	MEM B DQS P<7>	15 29
MEM_B_DQS7	MEM_70D	MEM_QS	MEM B DQS N<7>	15 29
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	15
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	15

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
Memory Constraints		DRAWING NUMBER	SIZE
Apple Inc.		051-8467	D
REVISION		3.3.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		101 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		67 OF 74	
IV ALL RIGHTS RESERVED			

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	20 MIL	?
CRT_2CRT	*	15 MIL	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	=4x_DIELECTRIC	?
MCP_DAC_COMP	*	=2x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT

CRT signal single-ended impedance varies by location:
- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).
R/G/B signals should be matched as close as possible and < 10 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils.
NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max trace length: LVDS 10 inches, DP 8.5 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.2

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=3x_DIELECTRIC	?
SATA_TERMPP	*	8 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	TOP,BOTTOM	=4x_DIELECTRIC	?

SATA intra-pair matching should be 1 ps.
Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.6

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	PCIE_90D	PCIE	PEG R2D P<15..0>
	PCIE_90D	PCIE	PEG R2D N<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG R2D C P<15..0>
	PCIE_90D	PCIE	PEG R2D C N<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG D2R P<15..0>
	PCIE_90D	PCIE	PEG D2R N<15..0>
	PCIE_90D	PCIE	PEG D2R C P<15..0>
	PCIE_90D	PCIE	PEG D2R C N<15..0>
	PCIE_90D	PCIE	PCIE AP R2D P
	PCIE_90D	PCIE	PCIE AP R2D N
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D C P
	PCIE_90D	PCIE	PCIE AP R2D C N
PCIE_AP_D2R	PCIE_90D	PCIE	PCIE AP D2R P
	PCIE_90D	PCIE	PCIE AP D2R N
	PCIE_90D	PCIE	PCIE ENET R2D P
	PCIE_90D	PCIE	PCIE ENET R2D N
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE ENET R2D C P
	PCIE_90D	PCIE	PCIE ENET R2D C N
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE ENET D2R P
	PCIE_90D	PCIE	PCIE ENET D2R N
	PCIE_90D	PCIE	PCIE ENET D2R C P
	PCIE_90D	PCIE	PCIE ENET D2R C N
	PCIE_90D	PCIE	PCIE FW R2D P
	PCIE_90D	PCIE	PCIE FW R2D N
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C P
	PCIE_90D	PCIE	PCIE FW R2D C N
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R P
	PCIE_90D	PCIE	PCIE FW D2R N
	PCIE_90D	PCIE	PCIE FW D2R C P
	PCIE_90D	PCIE	PCIE FW D2R C N
MCP_PE0_BECLK	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N
MCP_PE1_BECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP N
MCP_PE2_BECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N
MCP_PE3_BECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N
MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP_PEX0_TERMPP
CRT_RED	CRT_50S	CRT	CRT IG R C PR
CRT_GREEN	CRT_50S	CRT	CRT IG G Y Y
CRT_BLUE	CRT_50S	CRT	CRT IG B COMP PB
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG HSYNC
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG VSYNC
MCP_DAC_RSET		MCP_DAC_COMP	MCP_TV_DAC_RSET
MCP_DAC_VREF		MCP_DAC_COMP	MCP_TV_DAC_VREF
DP_INT_ML	DP_90D	DISPLAYPORT	DP IG ML1 P<1..0>
DP_INT_ML	DP_90D	DISPLAYPORT	DP IG ML1 N<1..0>
DP_INT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH1 P
DP_INT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH1 N
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML0 P<3..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML0 N<3..0>
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH0 P
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH0 N
MCP_TMDS0_RSET	MCP_DV_COMP		MCP_TMDS0_RSET
MCP_TMDS0_VPROBE			MCP_TMDS0_VPROBE
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK P
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK N
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA P<3>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA N<3>
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK P
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK N
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA P<3>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA N<3>
MCP_IFPAB_RSET	MCP_DV_COMP		MCP_IFPAB_RSET
MCP_IFPAB_VPROBE			MCP_IFPAB_VPROBE
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P
	SATA_90D	SATA	SATA HDD R2D C N
	SATA_90D	SATA	SATA HDD R2D P
	SATA_90D	SATA	SATA HDD R2D N
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P
	SATA_90D	SATA	SATA HDD D2R N
	SATA_90D	SATA	SATA HDD D2R C P
	SATA_90D	SATA	SATA HDD D2R C N
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P
	SATA_90D	SATA	SATA ODD R2D C N
	SATA_90D	SATA	SATA ODD R2D P
	SATA_90D	SATA	SATA ODD R2D N
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P
	SATA_90D	SATA	SATA ODD D2R N
	SATA_90D	SATA	SATA ODD D2R C P
	SATA_90D	SATA	SATA ODD D2R C N
MCP_SATA_TERMPP		SATA_TERMPP	MCP_SATA_TERMPP

SYNC MASTER=K99 MLB		SYNC DATE=04/08/2010	
PAGE TITLE			
MCP Constraints 1		DRAWING NUMBER	SIZE
 Apple Inc.		051-8467	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		3.3.0	
		BRANCH	
		PAGE	102 OF 110
		SHEET	68 OF 74

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.11

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.12

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_55S	LPC	LPC AD<3..0>	7 19 39 41
LPC_FRAME_L	LPC_55S	LPC	LPC FRAME L	7 19 39 41
LPC_RESET_L	LPC_55S	LPC	LPC RESET L	19 25
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	19 25
	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	25 39
	CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	7 25 41
USB_EXT_A	USB_90D	USB	USB EXT_A P	18 36
	USB_90D	USB	USB EXT_A N	18 36
	USB_90D	USB	USB EXT_A MUXED P	36 72
	USB_90D	USB	USB EXT_A MUXED N	36 72
USB_MINI	USB_90D	USB	USB MINI P	9 18
	USB_90D	USB	USB MINI N	9 18
USB_EXTD	USB_90D	USB	USB EXT_D P	7 18 37
	USB_90D	USB	USB EXT_D N	7 18 37
USB_CAMERA	USB_90D	USB	USB CAMERA P	7 18 37
	USB_90D	USB	USB CAMERA N	7 18 37
USB_BT	USB_90D	USB	USB BT P	7 18 34
	USB_90D	USB	USB BT N	7 18 34
USB_TPAD	USB_90D	USB	USB TPAD P	18 47 72
	USB_90D	USB	USB TPAD N	18 47 72
USB_IR	USB_90D	USB	USB IR P	
	USB_90D	USB	USB IR N	
USB_EXTR	USB_90D	USB	USB EXTB P	
	USB_90D	USB	USB EXTB N	
USB_T57	USB_90D	USB	USB T57 P	
	USB_90D	USB	USB T57 N	
USB_EXTC	USB_90D	USB	USB EXTC P	9 18
	USB_90D	USB	USB EXTC N	9 18
USB_SDCARD	USB_90D	USB	USB SDCARD P	18 38
	USB_90D	USB	USB SDCARD N	18 38
USB_WM	USB_90D	USB	USB WM P	
	USB_90D	USB	USB WM N	
MCP_USB_RBIAS	MCP_USB_RBIAS		MCP USB RBIAS GND	18
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS MCP_0_CLK	19 42
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS MCP_0_DATA	19 42
(SMBUS_SMC_MGMT_SCL)	SMB_55S	SMB	SMBUS MCP_1_CLK	19 42
(SMBUS_SMC_MGMT_SDA)	SMB_55S	SMB	SMBUS MCP_1_DATA	19 42
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT_CLK	7 19 37
	HDA_55S	HDA	HDA BIT_CLK R	19
HDA_SYNC	HDA_55S	HDA	HDA SYNC	7 19 37
	HDA_55S	HDA	HDA SYNC R	19
HDA_RST_L	HDA_55S	HDA	HDA RST_R L	19
	HDA_55S	HDA	HDA RST_L	7 19 37
HDA_SDIN0	HDA_55S	HDA	HDA SDIN0	7 19 37
	HDA_55S	HDA	HDA SDIN CODEC	
HDA_SDOUT	HDA_55S	HDA	HDA SDOUT	7 19 37
	HDA_55S	HDA	HDA SDOUT R	19
MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP HDA PULLDN COMP	19
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK R	19 25
	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK	25 39
SPI_CLK	SPI_55S	SPI	SPI_CLK R	19 41
	SPI_55S	SPI	SPI_CLK	41
SPI_MOSI	SPI_55S	SPI	SPI MOSI R	19 41
	SPI_55S	SPI	SPI MOSI	41
SPI_MISO	SPI_55S	SPI	SPI MISO	19 41
SPI_CS0	SPI_55S	SPI	SPI CS0 R L	19 41
	SPI_55S	SPI	SPI CS0 L	41
	SPI_55S	SPI	SPI MLB_CLK	41 48
	SPI_55S	SPI	SPI MLB_MOSI	41 48
	SPI_55S	SPI	SPI MLB_MISO	41 48
	SPI_55S	SPI	SPI MLB_CS_L	41 48
	SPI_55S	SPI	SPI_ALT_CLK	7 41
	SPI_55S	SPI	SPI_ALT_MOSI	7 41
	SPI_55S	SPI	SPI_ALT_MISO	7 41
	SPI_55S	SPI	SPI_ALT_CS_L	7 41

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?




















SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

SD Card Interface Constraints



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?













RGMII Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
 MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD 18
 MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND 18
 MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R
 MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1
 ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L
 ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO 9 18
 ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC
 ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L
 ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R
 ENET_MII_55S	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK 9 18
 ENET_MII_55S	ENET_MII_55S	ENET_MII	ENET_RXD_R<3..0>
 ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<0> 9 18
 ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1> 9 18
 ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL 9 18
 ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK
 ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<0>
 ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>
 ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL
 ENET_TXD	ENET_MII_55S	ENET_MII	ENET_RESET_L

Ethernet Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
 ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0>
 ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0>











SD Card Net Properties

NET TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
 SD_DATA	SD_55S	SD_INTERFACE	SD_D<4..0> 7 38
 SD_55S	SD_55S	SD_INTERFACE	SDCONN_DATA<4..0>
 SD_55S	SD_55S	SD_INTERFACE	BCM57765_CR_DATA<4>
 SD_DATA_R	SD_55S	SD_INTERFACE	SD_D<7..5> 7 38
 SD_55S	SD_55S	SD_INTERFACE	SDCONN_DATA<7..5>
 SD_55S	SD_55S	SD_INTERFACE	BCM57765_CR_DATA<7..5>
 SD_CLK	SD_55S	SD_INTERFACE	SD_CLK 7 38
 SD_55S	SD_55S	SD_INTERFACE	SD_CLK_R 38
 SD_55S	SD_55S	SD_INTERFACE	SDCONN_CLK
 SD_CMD	SD_55S	SD_INTERFACE	SD_CMD 7 38
 SD_55S	SD_55S	SD_INTERFACE	SDCONN_CMD
 SD_55S	SD_55S	SD_INTERFACE	BCM57765_CR_CMD









NOTE: SD_D<7..5> are different to support BCM5764M/BCM57765 co-layout.

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1To1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
 SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 42
 SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 42
 SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 42
 SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 42
 SMBUS_SMC_0_S0_SCL	SMB_55G	SMB	SMBUS_SMC_0_S0_SCL 42
 SMBUS_SMC_0_S0_SDA	SMB_55G	SMB	SMBUS_SMC_0_S0_SDA 42
 SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 7 42
 SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 7 42
 SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 42
 SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 42

SMBus Charger Net Properties


NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
 CHGR_CSI_P	1To1_DIFFPAIR		CHGR_CSI_P 51
 CHGR_CSI_N	1To1_DIFFPAIR		CHGR_CSI_N 51
 CHGR_CSI_R_P	1To1_DIFFPAIR		CHGR_CSI_R_P 51
 CHGR_CSI_R_N	1To1_DIFFPAIR		CHGR_CSI_R_N 51
 CHGR_CSO_P	1To1_DIFFPAIR		CHGR_CSO_P 51
 CHGR_CSO_N	1To1_DIFFPAIR		CHGR_CSO_N 51
 CHGR_CSO_R_P	1To1_DIFFPAIR		CHGR_CSO_R_P 44 51
 CHGR_CSO_R_N	1To1_DIFFPAIR		CHGR_CSO_R_N 44 51

SYNC_MASTER=K99_MLB

SYNC_DATE=04/08/2010

PAGE_TITLE

SMC Constraints

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING_NUMBER

051-8467

SIZE

D

REVISION

3.3.0

BRANCH

PAGE

106 OF 110

SHEET

71 OF 74

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=1:1_SPACING	?
THERM	*	=1:1_SPACING	?
AUDIO	*	=1:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
MEM_POWER	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_POWER	*	PWR_P2MM
MEM_CMD	MEM_POWER	*	PWR_P2MM
MEM_CTRL	MEM_POWER	*	PWR_P2MM
MEM_DATA	MEM_POWER	*	PWR_P2MM
MEM_DQS	MEM_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SD CARD READER LAYOUT RELAXATIONS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_55S_OVERRIDE	*	OVERRIDE	=STANDARD_OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE

MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM_OVERRIDE	5.8 MM_OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP_OVERRIDE	TOP_OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP_OVERRIDE	TOP_OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	OVERRIDE	OVERRIDE
MCP_MII_COMP_OVERRIDE	TOP_OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_RBIAIS_OVERRIDE	TOP_OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP_OVERRIDE	*	OVERRIDE	OVERRIDE	0.25 MM_OVERRIDE	250 MIL_OVERRIDE	OVERRIDE	OVERRIDE

Misc Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
(USB_EXT_A)	USB_90D	USB	USB EXT_A MUXED P 36 69
(USB_EXT_A)	USB_90D	USB	USB EXT_A MUXED N 36 69
(USB_EXT_A)	USB_90D	USB	USB LT1 P 36
(USB_EXT_A)	USB_90D	USB	USB LT1 N 36
(USB_TPAD)	USB_90D	USB	USB TPAD P 18 47 69
(USB_TPAD)	USB_90D	USB	USB TPAD N 18 47 69
(USB_TPAD)	USB_90D	USB	USB TPAD CONN P 7 47
(USB_TPAD)	USB_90D	USB	USB TPAD CONN N 7 47
SMBUS_SMC_MNMT_SDA	SMB_55S	SMB	I2C SMC SMS_SDA_R
SMBUS_SMC_MNMT_SCL	SMB_55S	SMB	I2C SMC SMS_SCL_R
	SMB_55S	SMB	I2C TCON_SCL 42
	SMB_55S	SMB	I2C TCON_SDA 42
	SMB_55S	SMB	I2C TCON_SCL_CONN 60
	SMB_55S	SMB	I2C TCON_SDA_CONN 60

Graphics Net Properties


NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	DP_90D	DISPLAYPORT	DP INT ML P<1..0> 9 60
	DP_90D	DISPLAYPORT	DP INT ML N<1..0> 9 60
	DP_90D	DISPLAYPORT	DP INT ML C P<1..0> 60
	DP_90D	DISPLAYPORT	DP INT ML C N<1..0> 60
	DP_90D	DISPLAYPORT	DP INT ML F P<1..0> 7 60
	DP_90D	DISPLAYPORT	DP INT ML F N<1..0> 7 60
	DP_90D	DISPLAYPORT	DP INT AUX CH C P 7 60
	DP_90D	DISPLAYPORT	DP INT AUX CH C N 7 60
	DP_90D	DISPLAYPORT	DP INT AUX CH P 9 60
	DP_90D	DISPLAYPORT	DP INT AUX CH N 9 60
(DP_EXT_ML)	DP_90D	DISPLAYPORT	DP EXT ML P<3..0> 9 62
	DP_90D	DISPLAYPORT	DP EXT ML N<3..0> 9 62
	DP_90D	DISPLAYPORT	DP EXT ML C P<3..0> 62
	DP_90D	DISPLAYPORT	DP EXT ML C N<3..0> 62
	DP_90D	DISPLAYPORT	DP EXT ML F P<3..0> 62
	DP_90D	DISPLAYPORT	DP EXT ML F N<3..0> 62
(DP_EXT_AUX_CH)	DP_90D	DISPLAYPORT	DP EXT AUX CH C P 9 62
	DP_90D	DISPLAYPORT	DP EXT AUX CH C N 9 62

Power Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
CPUTHMSNS_D2	THERM_1T01_55S	THERM	DRAMTHMSNS_D2_P 45
	THERM_1T01_55S	THERM	DRAMTHMSNS_D2_N 45
CPU_THERMD	THERM_1T01_55S	THERM	CPU_THERMD_P 10 45
	THERM_1T01_55S	THERM	CPU_THERMD_N 10 45
MCPTHMSNS_D2	THERM_1T01_55S	THERM	MLBR_THMDIODE_P 45
	THERM_1T01_55S	THERM	MLBR_THMDIODE_N 45
MCP_THMDIODE	THERM_1T01_55S	THERM	MCP_THMDIODE_P 19 45
	THERM_1T01_55S	THERM	MCP_THMDIODE_N 19 45
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3_P 43 53
	SENSE_1T01_55S	SENSE	ISNS_1V5_S3_N 43 53
SENSE_DIFFPATR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT_P 34 43
	SENSE_1T01_55S	SENSE	ISNS_AIRPORT_N 34 43
SENSE_DIFFPATR	SENSE_1T01_55S	SENSE	ISNS_CSREG_P 44
	SENSE_1T01_55S	SENSE	ISNS_CSREG_N 44
SENSE_DIFFPATR	SENSE_1T01_55S	SENSE	ISNS_HDD_P 35 43
	SENSE_1T01_55S	SENSE	ISNS_HDD_N 35 43
SENSE_DIFFPATR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT_P 43 63
	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT_N 43 63
SENSE_DIFFPATR	SENSE_1T01_55S	SENSE	CPUVTTS0_CS_P 56
	SENSE_1T01_55S	SENSE	CPUVTTS0_CS_N 56
SENSE_DIFFPATR	SENSE_1T01_55S	SENSE	IMVP6_CS_P 54
	SENSE_1T01_55S	SENSE	IMVP6_CS_N 54
SENSE_DIFFPATR	SENSE_1T01_55S	SENSE	IMVP6_CS_R_P 54
	SENSE_1T01_55S	SENSE	IMVP6_CS_R_N 54
SENSE_DIFFPATR	SENSE_1T01_55S	SENSE	CPU_VTTSSENSE_P 56
	SENSE_1T01_55S	SENSE	CPU_VTTSSENSE_N 56
SENSE_DIFFPATR	SENSE_1T01_55S	SENSE	MCPCORES0_VSEN_P 22 55
	SENSE_1T01_55S	SENSE	MCPCORES0_VSEN_N 22 55
		MEM_POWER	PP1V5R1V35_S3 7 8
		SB_POWER	PP3V3_S5 7 8 58
		SB_POWER	PP3V3_S0 7 8 58
		SB_POWER	PP1V5_S0 7 8 58
		GND	GND

Audio Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP_INR_P 7 37 49
	DIFFPAIR	AUDIO	SPKRAMP_INR_N 7 37 49
MAX98300_R	DIFFPAIR	AUDIO	MAX98300_R_P 49
	DIFFPAIR	AUDIO	MAX98300_R_N 49

SYNC MASTER=T27_MLB		SYNC DATE=09/08/2009	
PAGE TITLE			
K16/K99 Specific Constraints			
 Apple Inc.		DRAWING NUMBER	051-8467
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.3.0
		BRANCH	
		PAGE	108 OF 110
		SHEET	72 OF 74

K99 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP,ISL2,ISL3,ISL4,ISL5,ISL6,ISL7,ISL8,ISL9,ISL10,ISL11,BOTTOM				NO_TYPE,BGA		MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.100 MM	0.076 MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
27P4_OHM_SE	ISL3,ISL10	Y	0.250 MM	0.250 MM			
27P4_OHM_SE	ISL4,ISL9	Y	0.250 MM	0.250 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3,ISL4,ISL9,ISL10	Y	0.140 MM	0.140 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	ISL3,ISL4,ISL9,ISL10	Y	0.090 MM	0.090 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP,BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	ISL3,ISL4,ISL9,ISL10	Y	0.076 MM	0.076 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	TOP,BOTTOM	Y	0.175 MM	0.175 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL3,ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL4,ISL9	Y	0.155 MM	0.155 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	TOP,BOTTOM	Y	0.140 MM	0.140 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL3,ISL10	Y	0.109 MM	0.109 MM		0.160 MM	0.160 MM
80_OHM_DIFF	ISL4,ISL9	Y	0.125 MM	0.125 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
75_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
75_OHM_DIFF	TOP,BOTTOM	Y	0.160 MM	0.160 MM		0.160 MM	0.160 MM
75_OHM_DIFF	ISL3,ISL10	Y	0.120 MM	0.120 MM		0.140 MM	0.140 MM
75_OHM_DIFF	ISL4,ISL9	Y	0.140 MM	0.140 MM		0.140 MM	0.140 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL3,ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4,ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
95_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
95_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL3,ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
95_OHM_DIFF	ISL4,ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	TOP,BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL3,ISL10	Y	0.075 MM	0.075 MM		0.300 MM	0.300 MM
100_OHM_DIFF	ISL4,ISL9	Y	0.085 MM	0.085 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.28:1_SPACING	*	0.228 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PPIV5_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NB_STATIC	*	=STANDARD	?


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
1.5X_DIELECTRIC	*	0.105 MM	?
5X_DIELECTRIC	*	0.350 MM	?

SYNC MASTER=K99_MLB

SYNC DATE=04/08/2010

PAGE TITLE

K99 RULE DEFINITIONS

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8467

SIZE

D

REVISION

3.3.0

BRANCH

PAGE

109 OF 110

SHEET

73 OF 74

1UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0629	2	CAP, 1UF, 6.3V, 10%, 0402	CT203,CT980	CRITICAL	SS_CAP_1UF	138S0628	2	CAP, 1UF, 6.3V, 10%, 0402	CT203,CT980	CRITICAL	MU_CAP_1UF	138S0630	2	CAP, 1UF, 6.3V, 10%, 0402	CT203,CT980	CRITICAL	TY_CAP_1UF

2.2UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

[illegible]

10UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0626	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	SS_CAP_10UF	138S0625	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	MU_CAP_10UF	138S0627	1	CAP, 10UF, 6.3V, 20%, 0603	C1280	CRITICAL	TY_CAP_10UF
138S0626	8	CAP, 10UF, 6.3V, 20%, 0603	C4890,C4895,C5025,C7205,C7280,C7345,C7355,C7365	CRITICAL	SS_CAP_10UF	138S0625	8	CAP, 10UF, 6.3V, 20%, 0603	C4890,C4895,C5025,C7205,C7280,C7345,C7355,C7365	CRITICAL	MU_CAP_10UF	138S0627	8	CAP, 10UF, 6.3V, 20%, 0603	C4890,C4895,C5025,C7205,C7280,C7345,C7355,C7365	CRITICAL	TY_CAP_10UF
138S0626	8	CAP, 10UF, 6.3V, 20%, 0603	C9012,C9486,C9500,C9530,C9560,C9567,C9600,C9604	CRITICAL	SS_CAP_10UF	138S0625	8	CAP, 10UF, 6.3V, 20%, 0603	C9012,C9486,C9500,C9530,C9560,C9567,C9600,C9604	CRITICAL	MU_CAP_10UF	138S0627	8	CAP, 10UF, 6.3V, 20%, 0603	C9012,C9486,C9500,C9530,C9560,C9567,C9600,C9604	CRITICAL	TY_CAP_10UF


22UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0635	4	CAP, 22UF, 6.3V, 20%, 0603	C1210, C1214, C1217, C1218	CRITICAL	SS_CAP_22UF	138S0676	4	CAP, 22UF, 6.3V, 20%, 0603	C1210, C1214, C1217, C1218	CRITICAL	MU_CAP_22UF	138S0688	4	CAP, 22UF, 6.3V, 20%, 0603	C1210, C1214, C1217, C1218	CRITICAL	TY_CAP_22UF
138S0635	3	CAP, 22UF, 6.3V, 20%, 0603	C1223, C1226, C1227	CRITICAL	SS_CAP_22UF	138S0676	3	CAP, 22UF, 6.3V, 20%, 0603	C1223, C1226, C1227	CRITICAL	MU_CAP_22UF	138S0688	3	CAP, 22UF, 6.3V, 20%, 0603	C1223, C1226, C1227	CRITICAL	TY_CAP_22UF
138S0635	5	CAP, 22UF, 6.3V, 20%, 0603	C1230, C4902, C7360, C7361, C9480	CRITICAL	SS_CAP_22UF	138S0676	5	CAP, 22UF, 6.3V, 20%, 0603	C1230, C4902, C7360, C7361, C9480	CRITICAL	MU_CAP_22UF	138S0688	5	CAP, 22UF, 6.3V, 20%, 0603	C1230, C4902, C7360, C7361, C9480	CRITICAL	TY_CAP_22UF

SYNCH MASTER-K16 MLB		SYNCH DATE=06/01/2010	
PAGE 11111			
Acoustic Cap BOM Config Tables			
 Apple Inc.		DRAWING NUMBER <div>051-8467</div> SIZE <div>D</div>	
		REVISION <div>3.3.0</div>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH <div></div>	
		PAGE <div>110 OF 110</div>	
		SHEET <div>74 OF 74</div>	