



BL5M Block Diagram




Clock Generator

BOM Option Table

Reference	Description
IV@	INT VGA
EV@	EXT VGA





BOM Option Table


Reference	Description
N/A	N/A

Need NC 20PCS 10u before A1 BOM released(A0 all stuff)

Place these parts reference to Intel demo board.

Layout Note:
Inside CPU center cavity in 2 rows

U24D	VSS[001]	VSS[082]	P21
A4	VSS[002]	VSS[083]	P24
A8	VSS[003]	VSS[084]	R2
A11	VSS[004]	VSS[085]	R5
A16	VSS[005]	VSS[086]	R22
A19	VSS[006]	VSS[087]	R25
A23	VSS[007]	VSS[088]	T4
AF2	VSS[008]	VSS[089]	T23
B6	VSS[009]	VSS[090]	T26
B8	VSS[010]	VSS[091]	U3
B11	VSS[011]	VSS[092]	U6
B13	VSS[012]	VSS[093]	U21
B16	VSS[013]	VSS[094]	V2
B19	VSS[014]	VSS[095]	V5
B21	VSS[015]	VSS[096]	V22
B24	VSS[016]	VSS[097]	V25
C8	VSS[017]	VSS[098]	W1
C11	VSS[018]	VSS[099]	W23
C14	VSS[019]	VSS[100]	W26
C16	VSS[020]	VSS[101]	Y3
C19	VSS[021]	VSS[102]	Y6
C2	VSS[022]	VSS[103]	Y21
C22	VSS[023]	VSS[104]	Y24
C25	VSS[024]	VSS[105]	AA5
D1	VSS[025]	VSS[106]	AA8
D8	VSS[026]	VSS[107]	AA14
D4	VSS[027]	VSS[108]	AA16
D11	VSS[028]	VSS[109]	AA19
D13	VSS[029]	VSS[110]	AA25
D16	VSS[030]	VSS[111]	AB1
D19	VSS[031]	VSS[112]	AB8
D23	VSS[032]	VSS[113]	AB11
D26	VSS[033]	VSS[114]	AB19
E3	VSS[034]	VSS[115]	AC3
E6	VSS[035]	VSS[116]	AC6
E8	VSS[036]	VSS[117]	AC8
E11	VSS[037]	VSS[118]	AC11
E14	VSS[038]	VSS[119]	AC14
E16	VSS[039]	VSS[120]	AC16
E19	VSS[040]	VSS[121]	AC19
E21	VSS[041]	VSS[122]	AC21
E24	VSS[042]	VSS[123]	AC24
F5	VSS[043]	VSS[124]	AD2
F8	VSS[044]	VSS[125]	AD5
F9	VSS[045]	VSS[126]	AD8
F11	VSS[046]	VSS[127]	AD11
F13	VSS[047]	VSS[128]	AD16
F16	VSS[048]	VSS[129]	AD19
F19	VSS[049]	VSS[130]	AD22
F2	VSS[050]	VSS[131]	AD25
F22	VSS[051]	VSS[132]	AE1
F25	VSS[052]	VSS[133]	AE4
G4	VSS[053]	VSS[134]	AE8
G1	VSS[054]	VSS[135]	AE11
G23	VSS[055]	VSS[136]	AE14
G26	VSS[056]	VSS[137]	AE16
H3	VSS[057]	VSS[138]	AE19
H6	VSS[058]	VSS[139]	AE22
H21	VSS[059]	VSS[140]	AE25
H24	VSS[060]	VSS[141]	AF6
J2	VSS[061]	VSS[142]	AF11
J5	VSS[062]	VSS[143]	AF16
J22	VSS[063]	VSS[144]	AF19
J25	VSS[064]	VSS[145]	AF21
K1	VSS[065]	VSS[146]	AF25
K4	VSS[066]	VSS[147]	
K23	VSS[067]	VSS[148]	
K26	VSS[068]	VSS[149]	
L3	VSS[069]	VSS[150]	
L6	VSS[070]	VSS[151]	
L21	VSS[071]	VSS[152]	
L24	VSS[072]	VSS[153]	
M2	VSS[073]	VSS[154]	
M5	VSS[074]	VSS[155]	
M22	VSS[075]	VSS[156]	
M25	VSS[076]	VSS[157]	
N1	VSS[077]	VSS[158]	
N4	VSS[078]	VSS[159]	
N23	VSS[079]	VSS[160]	
N26	VSS[080]	VSS[161]	
P3	VSS[081]	VSS[162]	




Penryn CPU Power Status and max current table

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC_CORE	O	X	X	VID	47A	Standard Voltage CPU
VCC_CORE	O	X	X	VID	50A	SV Design Target
VCC_CORE	O	X	X	VID	TBD	Extreme Edition CPU
VCC_CORE	O	X	X	VID	67A	EE Design Target
VCCA	O	X	X	+1.5V	130mA	
VCCP	O	X	X	+1.05V	4.5A	Before VCC Stable
VCCP	O	X	X	+1.05V	2.5A	After VCC Stable

(See Penryn EMTS Rev:1.0 Table7,8 for voltage and current)

(See Penryn EMTS Rev:1.0 Table-3 for VID table)





Quanta Computer Inc.
PROJECT : BL5M Montevina

Size: _____ Document Number: CLK_GEN / CK505 Rev: 1A
Date: Monday, March 10, 2008 Sheet: 4 of 37


BOM Option Table

Reference	Description
N/A	N/A

11/01 Modify



11/01 Modify



(3) H_D# [63..0]

U23A
H_D#0 F2 H_D#0
H_D#1 G8 H_D#1
H_D#2 F8 H_D#2
H_D#3 G2 H_D#3
H_D#4 G6 H_D#4
H_D#5 H6 H_D#5
H_D#6 H2 H_D#6
H_D#7 F6 H_D#7
H_D#8 D4 H_D#8
H_D#9 H3 H_D#9
H_D#10 M9 H_D#10
H_D#11 M11 H_D#11
H_D#12 J1 H_D#12
H_D#13 J2 H_D#13
H_D#14 N12 H_D#14
H_D#15 J6 H_D#15
H_D#16 P2 H_D#16
H_D#17 L2 H_D#17
H_D#18 R2 H_D#18
H_D#19 N9 H_D#19
H_D#20 L6 H_D#20
H_D#21 M5 H_D#21
H_D#22 J3 H_D#22
H_D#23 N2 H_D#23
H_D#24 R1 H_D#24
H_D#25 N5 H_D#25
H_D#26 N6 H_D#26
H_D#27 P13 H_D#27
H_D#28 N9 H_D#28
H_D#29 L7 H_D#29
H_D#30 N10 H_D#30
H_D#31 M3 H_D#31
H_D#32 Y3 H_D#32
H_D#33 AD14 H_D#33
H_D#34 Y6 H_D#34
H_D#35 Y10 H_D#35
H_D#36 Y12 H_D#36
H_D#37 Y14 H_D#37
H_D#38 Y7 H_D#38
H_D#39 W2 H_D#39
H_D#40 AA8 H_D#40
H_D#41 AA13 H_D#41
H_D#42 AA9 H_D#42
H_D#43 AA11 H_D#43
H_D#44 AD11 H_D#44
H_D#45 AD10 H_D#45
H_D#46 AD13 H_D#46
H_D#47 AE12 H_D#47
H_D#48 AE9 H_D#48
H_D#49 AA2 H_D#49
H_D#50 AD8 H_D#50
H_D#51 AD3 H_D#51
H_D#52 AD7 H_D#52
H_D#53 AE14 H_D#53
H_D#54 AF3 H_D#54
H_D#55 AC1 H_D#55
H_D#56 AC3 H_D#56
H_D#57 AE11 H_D#57
H_D#58 AE8 H_D#58
H_D#59 AG2 H_D#59
H_D#60 AD6 H_D#60
H_D#61 H_D#61
H_D#62 H_D#62
H_D#63 H_D#63

HOST



H_A#_3 H_A#3
H_A#_4 H_A#4
H_A#_5 H_A#5
H_A#_6 H_A#6
H_A#_7 H_A#7
H_A#_8 H_A#8
H_A#_9 H_A#9
H_A#_10 H_A#10
H_A#_11 H_A#11
H_A#_12 H_A#12
H_A#_13 H_A#13
H_A#_14 H_A#14
H_A#_15 H_A#15
H_A#_16 H_A#16
H_A#_17 H_A#17
H_A#_18 H_A#18
H_A#_19 H_A#19
H_A#_20 H_A#20
H_A#_21 H_A#21
H_A#_22 H_A#22
H_A#_23 H_A#23
H_A#_24 H_A#24
H_A#_25 H_A#25
H_A#_26 H_A#26
H_A#_27 H_A#27
H_A#_28 H_A#28
H_A#_29 H_A#29
H_A#_30 H_A#30
H_A#_31 H_A#31
H_A#_32 H_A#32
H_A#_33 H_A#33
H_A#_34 H_A#34
H_A#_35 H_A#35
H_ADS# H_ADS# (3)
H_ADSTB#_0 H_ADSTB#0 (3)
H_ADSTB#_1 H_ADSTB#1 (3)
H_BNR# H_BNR# (3)
H_BPR# H_BPR# (3)
H_BREQ# H_BREQ# (3)
H_DEFER# H_DEFER# (3)
H_DBSY# H_DBSY# (3)
HPLL_CLK CLK_MCH_BCLK# (2)
HPLL_CLK# CLK_MCH_BCLK# (2)
H_DPWR# H_DPWR# (3)
H_DRDY# H_DRDY# (3)
H_HIT# H_HIT# (3)
H_HITM# H_HITM# (3)
H_LOCK# H_LOCK# (3)
H_TRDY# H_TRDY# (3)
H_DINV#_0 H_DINV#0
H_DINV#_1 H_DINV#1
H_DINV#_2 H_DINV#2
H_DINV#_3 H_DINV#3
H_DSTBN#_0 H_DSTBN#0
H_DSTBN#_1 H_DSTBN#1
H_DSTBN#_2 H_DSTBN#2
H_DSTBN#_3 H_DSTBN#3
H_DSTBP#_0 H_DSTBP#0
H_DSTBP#_1 H_DSTBP#1
H_DSTBP#_2 H_DSTBP#2
H_DSTBP#_3 H_DSTBP#3
H_REQ#_0 H_REQ#0
H_REQ#_1 H_REQ#1
H_REQ#_2 H_REQ#2
H_REQ#_3 H_REQ#3
H_REQ#_4 H_REQ#4
H_RS#_0 H_RS#0
H_RS#_1 H_RS#1
H_RS#_2 H_RS#2

(3) H_CPURST# H_CPURST# C12
(3) H_CPUSLP# H_CPUSLP# E11
H_SWING C5
H_RCOMP E3
H_AVREF A11
H_DVREF B11
CANTIGA_1p2



Quanta Computer Inc.
PROJECT : BL5M Montevina

Size	Document Number	Rev
	CLK. GEN./ CK505	1A
Date:	Monday, March 10, 2008	Sheet 5 of 37



BOM Option Table

Reference	Description
N/A	N/A

(13) M_A_DQ[63:0]

M_A_DQ0	AJ38	SA_DQ_0
M_A_DQ1	AJ41	SA_DQ_1
M_A_DQ2	AN38	SA_DQ_2
M_A_DQ3	AM38	SA_DQ_3
M_A_DQ4	AJ40	SA_DQ_4
M_A_DQ5	AJ36	SA_DQ_5
M_A_DQ6	AM44	SA_DQ_6
M_A_DQ7	AM42	SA_DQ_7
M_A_DQ8	AN43	SA_DQ_8
M_A_DQ9	AN44	SA_DQ_9
M_A_DQ10	AL40	SA_DQ_10
M_A_DQ11	AT38	SA_DQ_11
M_A_DQ12	AN41	SA_DQ_12
M_A_DQ13	AN39	SA_DQ_13
M_A_DQ14	AJ44	SA_DQ_14
M_A_DQ15	AJ42	SA_DQ_15
M_A_DQ16	AV39	SA_DQ_16
M_A_DQ17	AY44	SA_DQ_17
M_A_DQ18	BA40	SA_DQ_18
M_A_DQ19	BD43	SA_DQ_19
M_A_DQ20	AV41	SA_DQ_20
M_A_DQ21	AY43	SA_DQ_21
M_A_DQ22	BB41	SA_DQ_22
M_A_DQ23	BC40	SA_DQ_23
M_A_DQ24	AY37	SA_DQ_24
M_A_DQ25	BD38	SA_DQ_25
M_A_DQ26	AV37	SA_DQ_26
M_A_DQ27	AT36	SA_DQ_27
M_A_DQ28	AY38	SA_DQ_28
M_A_DQ29	BB38	SA_DQ_29
M_A_DQ30	AV36	SA_DQ_30
M_A_DQ31	AW36	SA_DQ_31
M_A_DQ32	BD13	SA_DQ_32
M_A_DQ33	AJ11	SA_DQ_33
M_A_DQ34	BC11	SA_DQ_34
M_A_DQ35	BA12	SA_DQ_35
M_A_DQ36	AJ13	SA_DQ_36
M_A_DQ37	AV13	SA_DQ_37
M_A_DQ38	BD12	SA_DQ_38
M_A_DQ39	BC12	SA_DQ_39
M_A_DQ40	BB9	SA_DQ_40
M_A_DQ41	BA9	SA_DQ_41
M_A_DQ42	AJ10	SA_DQ_42
M_A_DQ43	AV9	SA_DQ_43
M_A_DQ44	BA11	SA_DQ_44
M_A_DQ45	BD9	SA_DQ_45
M_A_DQ46	AY8	SA_DQ_46
M_A_DQ47	AT8	SA_DQ_47
M_A_DQ48	AV5	SA_DQ_48
M_A_DQ49	AV7	SA_DQ_49
M_A_DQ50	AT9	SA_DQ_50
M_A_DQ51	AN8	SA_DQ_51
M_A_DQ52	AJ6	SA_DQ_52
M_A_DQ53	AJ6	SA_DQ_53
M_A_DQ54	AT5	SA_DQ_54
M_A_DQ55	AN10	SA_DQ_55
M_A_DQ56	AM11	SA_DQ_56
M_A_DQ57	AM5	SA_DQ_57
M_A_DQ58	AJ9	SA_DQ_58
M_A_DQ59	AJ8	SA_DQ_59
M_A_DQ60	AN12	SA_DQ_60
M_A_DQ61	AM13	SA_DQ_61
M_A_DQ62	AJ11	SA_DQ_62
M_A_DQ63	AJ12	SA_DQ_63

CANTIGA_1p2

DDR SYSTEM MEMORY A

SA_BS_0	BD21	M_A_BS#0	M_A_BS#0 (12,13)
SA_BS_1	BG18	M_A_BS#1	M_A_BS#1 (12,13)
SA_BS_2	AT25	M_A_BS#2	M_A_BS#2 (12,13)
SA_RAS#	BB20	M_A_RAS#	M_A_RAS# (12,13)
SA_CAS#	BD20	M_A_CAS#	M_A_CAS# (12,13)
SA_WE#	AY20	M_A_WE#	M_A_WE# (12,13)
SA_DM_0	AM37	M_A_DM0	M_A_DM[7:0] (13)
SA_DM_1	AT41	M_A_DM1	
SA_DM_2	AY41	M_A_DM2	
SA_DM_3	AJ39	M_A_DM3	
SA_DM_4	BB12	M_A_DM4	
SA_DM_5	AY6	M_A_DM5	
SA_DM_6	AT7	M_A_DM6	
SA_DM_7	AJ5	M_A_DM7	
SA_DQS_0	AJ44	M_A_DQS0	M_A_DQS[7:0] (13)
SA_DQS_1	AT44	M_A_DQS1	
SA_DQS_2	BA43	M_A_DQS2	
SA_DQS_3	BC37	M_A_DQS3	
SA_DQS_4	AW12	M_A_DQS4	
SA_DQS_5	BC8	M_A_DQS5	
SA_DQS_6	AU8	M_A_DQS6	
SA_DQS_7	AM7	M_A_DQS7	M_A_DQS#[7:0] (13)
SA_DQS#_0	AJ43	M_A_DQS#0	
SA_DQS#_1	AT43	M_A_DQS#1	
SA_DQS#_2	BA44	M_A_DQS#2	
SA_DQS#_3	BD37	M_A_DQS#3	
SA_DQS#_4	AY12	M_A_DQS#4	
SA_DQS#_5	BD8	M_A_DQS#5	
SA_DQS#_6	AU9	M_A_DQS#6	
SA_DQS#_7	AM8	M_A_DQS#7	
SA_MA_0	BA21	M_A_A0	M_A_A[14:0] (12,13)
SA_MA_1	BC24	M_A_A1	
SA_MA_2	BH24	M_A_A2	
SA_MA_3	BG25	M_A_A3	
SA_MA_4	BA24	M_A_A4	
SA_MA_5	BD24	M_A_A5	
SA_MA_6	BG27	M_A_A6	
SA_MA_7	BF25	M_A_A7	
SA_MA_8	AW24	M_A_A8	
SA_MA_9	BC21	M_A_A9	
SA_MA_10	BG26	M_A_A10	
SA_MA_11	BH26	M_A_A11	
SA_MA_12	BH17	M_A_A12	
SA_MA_13	AY25	M_A_A13	
SA_MA_14			

(13) M_B_DQ[63:0]

M_B_DQ0	AK47	SB_DQ_0
M_B_DQ1	AH46	SB_DQ_1
M_B_DQ2	AP47	SB_DQ_2
M_B_DQ3	AP46	SB_DQ_3
M_B_DQ4	AJ48	SB_DQ_4
M_B_DQ5	AJ46	SB_DQ_5
M_B_DQ6	AM48	SB_DQ_6
M_B_DQ7	AP48	SB_DQ_7
M_B_DQ8	AJ47	SB_DQ_8
M_B_DQ9	AJ46	SB_DQ_9
M_B_DQ10	BA48	SB_DQ_10
M_B_DQ11	AY48	SB_DQ_11
M_B_DQ12	AT47	SB_DQ_12
M_B_DQ13	AR47	SB_DQ_13
M_B_DQ14	BA47	SB_DQ_14
M_B_DQ15	BC47	SB_DQ_15
M_B_DQ16	BC46	SB_DQ_16
M_B_DQ17	BC44	SB_DQ_17
M_B_DQ18	BG43	SB_DQ_18
M_B_DQ19	BF43	SB_DQ_19
M_B_DQ20	BE45	SB_DQ_20
M_B_DQ21	BC41	SB_DQ_21
M_B_DQ22	BF40	SB_DQ_22
M_B_DQ23	BC39	SB_DQ_23
M_B_DQ24	BG38	SB_DQ_24
M_B_DQ25	BF38	SB_DQ_25
M_B_DQ26	BH35	SB_DQ_26
M_B_DQ27	BG35	SB_DQ_27
M_B_DQ28	BH40	SB_DQ_28
M_B_DQ29	BG39	SB_DQ_29
M_B_DQ30	BG34	SB_DQ_30
M_B_DQ31	BH34	SB_DQ_31
M_B_DQ32	BH14	SB_DQ_32
M_B_DQ33	BG12	SB_DQ_33
M_B_DQ34	BH11	SB_DQ_34
M_B_DQ35	BG8	SB_DQ_35
M_B_DQ36	BH12	SB_DQ_36
M_B_DQ37	BF11	SB_DQ_37
M_B_DQ38	BF8	SB_DQ_38
M_B_DQ39	BG7	SB_DQ_39
M_B_DQ40	BC5	SB_DQ_40
M_B_DQ41	BC6	SB_DQ_41
M_B_DQ42	AY3	SB_DQ_42
M_B_DQ43	AY1	SB_DQ_43
M_B_DQ44	BF6	SB_DQ_44
M_B_DQ45	BF5	SB_DQ_45
M_B_DQ46	BA1	SB_DQ_46
M_B_DQ47	BD3	SB_DQ_47
M_B_DQ48	AV2	SB_DQ_48
M_B_DQ49	AJ3	SB_DQ_49
M_B_DQ50	AR3	SB_DQ_50
M_B_DQ51	AN2	SB_DQ_51
M_B_DQ52	AY2	SB_DQ_52
M_B_DQ53	AV1	SB_DQ_53
M_B_DQ54	AP3	SB_DQ_54
M_B_DQ55	AR1	SB_DQ_55
M_B_DQ56	AL1	SB_DQ_56
M_B_DQ57	AL2	SB_DQ_57
M_B_DQ58	AJ1	SB_DQ_58
M_B_DQ59	AH1	SB_DQ_59
M_B_DQ60	AM2	SB_DQ_60
M_B_DQ61	AM3	SB_DQ_61
M_B_DQ62	AH3	SB_DQ_62
M_B_DQ63	AJ3	SB_DQ_63

CANTIGA_1p2

DDR SYSTEM MEMORY B

SB_BS_0	BC16	M_B_BS#0	M_B_BS#0 (12,13)
SB_BS_1	BB17	M_B_BS#1	M_B_BS#1 (12,13)
SB_BS_2	BB33	M_B_BS#2	M_B_BS#2 (12,13)
SB_RAS#	AU17	M_B_RAS#	M_B_RAS# (12,13)
SB_CAS#	BG16	M_B_CAS#	M_B_CAS# (12,13)
SB_WE#	BF14	M_B_WE#	M_B_WE# (12,13)
SB_DM_0	AM47	M_B_DM0	M_B_DM[7:0] (13)
SB_DM_1	AY47	M_B_DM1	
SB_DM_2	BC40	M_B_DM2	
SB_DM_3	BF35	M_B_DM3	
SB_DM_4	BG11	M_B_DM4	
SB_DM_5	BA3	M_B_DM5	
SB_DM_6	AP1	M_B_DM6	
SB_DM_7	AK2	M_B_DM7	
SB_DQS_0	AL47	M_B_DQS0	M_B_DQS[7:0] (13)
SB_DQS_1	AY48	M_B_DQS1	
SB_DQS_2	BG41	M_B_DQS2	
SB_DQS_3	BG37	M_B_DQS3	
SB_DQS_4	BH9	M_B_DQS4	
SB_DQS_5	BB2	M_B_DQS5	
SB_DQS_6	AU1	M_B_DQS6	
SB_DQS_7	AN6	M_B_DQS7	M_B_DQS#[7:0] (13)
SB_DQS#_0	AL46	M_B_DQS#0	
SB_DQS#_1	AY47	M_B_DQS#1	
SB_DQS#_2	BH41	M_B_DQS#2	
SB_DQS#_3	BH37	M_B_DQS#3	
SB_DQS#_4	BG9	M_B_DQS#4	
SB_DQS#_5	BC2	M_B_DQS#5	
SB_DQS#_6	AT2	M_B_DQS#6	
SB_DQS#_7	AN5	M_B_DQS#7	
SB_MA_0	AV17	M_B_A0	M_B_A[14:0] (12,13)
SB_MA_1	BA25	M_B_A1	
SB_MA_2	BC25	M_B_A2	
SB_MA_3	AJ25	M_B_A3	
SB_MA_4	AV25	M_B_A4	
SB_MA_5	BB28	M_B_A5	
SB_MA_6	AJ28	M_B_A6	
SB_MA_7	AW28	M_B_A7	
SB_MA_8	AT33	M_B_A8	
SB_MA_9	BD33	M_B_A9	
SB_MA_10	BB16	M_B_A10	
SB_MA_11	AW33	M_B_A11	
SB_MA_12	AY33	M_B_A12	
SB_MA_13	BH15	M_B_A13	
SB_MA_14	AJ33	M_B_A14	

Quanta Computer Inc.
PROJECT : BL5M Montevina


Size	Document Number	Rev
	CLK_GEN/ CK505	1A
Date:	Monday, March 10, 2008	Sheet 7 of 37

BOM Option Table

Reference	Description
IV@	INT VGA
EV@	EXT VGA

12/19 REV_2A Chanhe net to +1.8VSUS

12/19 REV_2A Del R101



11/01 Del R3432

(See NB EDS Rev:1.0 Section 10.1 for max current)
(See NB EDS Rev:1.0 Section 12.2 for DC voltage)

EXT VGA->Disable TV/CRT/LVDS/HDMI(See DG 1.0 P190 Table 103)
INT VGA->Disable TV/Enable CRT(See DG1.0 P208 Table 118)
INT VGA->Disable HDMI(See DG 1.0 P277 section 3.10.4)




PROJECT : BL5M Montevina

Size	Document Number
	CLK. GEN./ CK505
Date:	Tuesday, March 04, 2008

	Rev
	44

	1A
--	----

Sheet 9 of 37














 Quanta Computer Inc. PROJECT : BL5M Montevina		Rev 1A
Size	Document Number CLK. GEN / CK505	
Date:	Tuesday, March 04, 2008	Sheet 10 of 37

North Bridge Strap Pin Configuration Table

(See DG 1.0 P295 Table 184)
(See NB EDS 1.0 P187 Table 74)


BOM Option Table

Reference	Description
N/A	N/A

Pin Name	Strap description	Configuration	PU<4.02K> PD <2.21K>	Note
CFG[2:0]	FSB Frequency Select	[000]= FSB 1066MHz [010] = FSB 800MHz [011] = FSB 667MHz	See Page 2 FSB selection table	
CFG[4:3]	Reserved			
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)	(6) MCH_CFG_5  R93 *4.02K/F_4	
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)	(6) MCH_CFG_6  R99 *10K/F_4	
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)	(6) MCH_CFG_7  R98 *4.02K/F_4	
CFG8	Reserved			
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)	(6) MCH_CFG_9  R454 *4.02K/F_4	
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)	(6) MCH_CFG_10  R455 *4.02K/F_4	
CFG11	Reserved			
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)	(6) MCH_CFG_12  R76 *4.02K/F_4	
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)	(6) MCH_CFG_13  R77 *4.02K/F_4	
CFG[15:14]	Reserved			
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)	(6) MCH_CFG_16  R75 *4.02K/F_4	
CFG[18:17]	Reserved			
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed	(6) MCH_CFG_19  R72 *4.02K/F_4 +3V	
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port	(6) MCH_CFG_20  R73 *4.02K/F_4 +3V	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI/DP Device Present(Default) 1 = SDVO/HDMI/DP Device present	(6,20) SDVO_CTRLDATA  R146 *2.2K/F_4 +3V	
L_DDC_DATA	Local Flat Panel(LFP) Present	0 = LFP Disable(Default) 1 = LFP Card Present;PCIe disable	(6,18) INT_LVDS_EDIDDATA  R166 *2.2K/F_4 +3V	
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present	(6) DDPC_CTRLDATA  R71 *2.2K/F_4 +3V	

Enable iTPM Table


PAGE	Net Name	PU & PD	NOTE
11	MCH_CFG_6	PD 10K to GND	NB Strap pin
13	SPI_MOSI	PU 20K to +3V_S5	SB Strap pin
14	CLGPIO5	PU 10K to +3V_S5	SB Strap pin

		Quanta Computer Inc.	
		PROJECT : BL5M Montevina	
Size	Document Number	Rev	
	CLK. GEN./ CK505	1A	
Date:	Monday, March 10, 2008	Sheet	11 of 37




DDR2 Dual channel A/B PU

DDR2 A CHANNEL

M_A_A[13..0] M_A_A[13..0] (7,13)
M_B_A[13..0] M_B_A[13..0] (7,13)



DDR2 B CHANNEL







CLOCK 0,1
CKE 0,1

Standard Type H: 11mm


CLOCK 3,4
CKE 2,3




RTC CRYSTAL




RESET JUMP




VCCRSTC





+1.5V_PCIE_ICH



HD Audio I/F(CODEC& IHDMI)




South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect			This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU			
TP3	XOR Chain Entrance	PWROK	ICH_TP3	HDA_SDOUT	Description	(16) ICH_TP3 
			0	0	RSVD	
			0	1	Enter XOR Chain	
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK	1	0	Normal opration(Default)	
			1	1	Set PCIe port config bit 1	

Layout note:
DPRSTP#, Delay Chain
(SB=Power+NB+CPU)


BOM Option Table

Reference	Description
IHM@	INT HDMI




Layout note:
PU R needs to be placed within 2" of ICH9-M.
series R must be placed within 2" of PU R w/o stub.

12/18 REV_2A Swap SATA chennal





RTC BATTERY



Quanta Computer Inc.
PROJECT : BL5M Montevina
CLK_GEN/ CK505
Date: Monday, March 10, 2008 Sheet 14 of 37

PCI/PCI-E/USB/DMI/SPI




BOM Option Table	
Reference	Description
IV@	INT VGA
EV@	EXT VGA

PCI ROUTING TABLE		IDSEL	INTERRUPT	DEVICE
REQ0# / GNT0#	AD17	INTA# / INTB#	OZ129T	


South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD						
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0							
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default							
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default							
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default							
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	<div>Enable iTPM</div>						
GNT0#	Boot BIOS Selection 0	PWROK	<table><tr><th>PCI_GNT#0</th><th>SPI_CS#1</th><th>Boot Location</th></tr><tr><td>0</td><td>1</td><td>SPI(Default)</td></tr></table>	PCI_GNT#0	SPI_CS#1	Boot Location	0	1	SPI(Default)	
PCI_GNT#0	SPI_CS#1	Boot Location								
0	1	SPI(Default)								
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	<table><tr><td>1</td><td>0</td><td>PCI</td></tr><tr><td>1</td><td>1</td><td>LPC</td></tr></table>	1	0	PCI	1	1	LPC	
1	0	PCI								
1	1	LPC								

PCI PULL-UP



USB0# PULL-UP




Quanta Computer Inc.
PROJECT : BL5M Montevina

Size: Document Number: Rev 1A

CLK_GEN / CK505



Date: Monday, March 10, 2008 Sheet 15 of 37

BOM Option Table	
Reference	Description
N/A	N/A




South Bridge Strap Pin (3/3)				
Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	SPKR R324 *1K_4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R589 *1K_4

Board ID Table					
Board ID	ID4	ID3	ID2	ID1	ID0
NEW CARD CARD BUS					H L
CCFL Panel LED Panel					H L
W/ G-SENSOR W/O G-SENSOR					H L
W/ TV W/O TV					H L
W/ HDMI W/O HDMI					H L






Quanta Computer Inc.
PROJECT : BL5M Montevina
 CLK_GEN/ CK505
 Date: Monday, March 17, 2008 Sheet 16 of 37






Supply/Power Plane	S0	S3	S4/S5	Voltage	I(max)	Note
VCCRTC	X	X	X	+VCCRTC	6uA	6uA @ G3
V\$REF	O	X	X	+5V	2mA	
V\$REF_SUS	O	O	O	+5V_S5	2mA	1mA @ S3/S4/S5
VCC1_5_B	O	X	X	+1.5V	646mA	
VCC\$ATAPLL	O	X	X	+1.5V	47mA	
VCC1_5_A	O	X	X	+1.5V	1.342A	
VCCUSBPLL	O	X	X	+1.5V	11mA	
VCCLAN1_05	O	X	X	+1.05V	X	Powered by Vcc1_05 in S5
VCCLAN3_3	O	X	X	+3V	19mA	Tied to +3V, not +3VSUS
VCCGLAN3	O	X	X	+1.5V	23mA	
VCCGLAN1_5	O	X	X	+1.5V	80mA	
VCCGLAN3_3	O	X	X	+3V	1mA	

Side	POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
	VCC1_05	O	X	X	+1.05V	1.634A	
	VCCDMPLL	O	X	X	+1.5V	23mA	
	VCC_DM1	O	X	X	+1.05V	48mA	
	V_CPU_IO	O	X	X	+1.05V	2mA	
	VCC3_3	O	X	X	+3V	308mA	
	VCC3DA	O	X	X	+1.5V	11mA	
	VCCSS3DA	O	O	O	+1.5V_S5	11mA	1mA@S3/S4/S5
	VCCSS1_05	O	O	O	+1.05V_X	X	Powered by Vcc1_05 in S0
	VCCSS1_5	O	O	O	+1.5V_X	X	Powered by Vcc1_5_A in S0
	VCCSS3_3	O	O	O	+3VSUS	212mA	52mA@S3/S4/S5
	VCCCL1_05	O	X	X	+1.05V_X	X	Powered by Vcc1_05 in S0
	VCCCL1_5	O	X	X	+1.5V_X	X	Powered by Vcc1_5_A in S0
	VCCCL3_3	O	X	X	+3V	19mA	Tied to +3V not +3VSUS

 Quanta Computer Inc. PROJECT : BL5M Montevina	
Size	Document Number CLK_GEN/CK505
Date	Tuesday, March 18, 2008 Sheet 17 of 37
Rev 1A	




CAMERA MODULE




Reference	Description
IV@	INT VGA
EV@	EXT VGA
IHM@	INT HDMI
EV_IV@	EV&IV diff. value



VGA

USB






SATA ODD




03/05 REV_3A Reserve R215,R212 fro EMI





TVOUT


LED / WLAN SW




2'nd SATA HDD

SATA HDD







CARDREADER POWER



5 IN 1 CARD READER



1394




LAN_MARVELL_88E8040/88E8055

BOM Option Table

Reference	Description
40@	10/100 : 88E8040
55@	GIGA : 88E8055
55_72@	GIGA : 88E8072

10/100 : 88E8040 P/N : AL008040001
 GIGA : 88E8055 P/N : AJ080550000
 GIGA : 88E8072 P/N : AL008072000




Quanta Computer Inc.
PROJECT : BL5M Montevina


Size	Document Number	Rev
	LAN_Marvell_8040/8055	1A
Date:	Monday, March 10, 2008	
Sheet	24 of 37	

Mini PCI-E Card WLAN


MINI-Card I



MINI-Card II





MINI-Card III




H= 8mm

Quanta Computer Inc.
PROJECT : BL5M Montevina
Size : Document Number : MINI PCIE/HOLE
Date : Friday, March 14, 2008 Sheet : 26 of 37


Codec (CX20561)




VR




MDC




FM Tuner















SYSTEM MIC





HP Amplifier























$$R1 = (100 \cdot V_{out} - R2) K$$

if tune Vout PR38 un-mount, PR156 PR165 mount





[illegible]



Power Distribution List

Power	Distribution
VCC_CORE	CPU
+5VPCU	ICH8M, RJ45/USB /B, USB/eSATA, Satellite LED, CIR
+3VPCU	RTC, HALL SENSOR, KB, TP/FP/LED /B, Power /B, Kill SW, EC, ID, SPI Flash, CIR
+1.5V	CPU, GMCH, ICH9M, Mini Card, New Card
+1.8VSUS	GMCH, DDR
+SMDDR_VREF	GMCH, DDR
+SMDDR_VTERM	DDR
+1.05V	CPU, CLK, Thermal Trip, GMCH, ICH8M
+5V_S5	ICH8M, G-SENSOR, Felica, USB/eSATA
+5V	CPU, ICH8M, VGA, Camera, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, TP/FP/LED /B, EC, Speaker, Headphone
+3V	CLK, CPU Thermal Monitor, FAN, GMCH, DDR, ICH8M, VGA, LCD/LED Panel, HALL SENSOR, CRT, HDMI, SATA HDD, PATA ODD, PCMCIA, Cardreader (OZ129T), Mini Card, KB, TP/FP/LED /B, RJ45/USB /B, Bluetooth, MMB, New Card, PC BEEP, EC, Codec (CX20561), VR, Headphone, MDC
+3V_S5	ICH8M, Mini Card, RJ45/USB /B, New Card
+3VSUS	ICH8M, FP
+1.8V	HDMI, Cardreader (OZ129T)
+1.25V	CLK, GMCH, ICH8M