


# Toshiba Satellite L40





Title : Toshiba Satellite L40		
Size	Project Name	Rev
	Toshiba Satellite L40	1.1
Date:	Sheet	of




Celeron M FSB:533MHz			
	MIN	TYP	MAX
VCC	1.0V	1.2V	1.3V
C3	C2		C0
ICC	14.7A	16.5A	29Ah

Celeron M FSB:533MHz			
	MIN	TYP	MAX
VCCP	0.997V	1.05V	1.102V
ICCP			2.5A

Moduity Table for Celeron M








+VCCORE



Vcc Core Decoupling Caps  
Primary side => Bottom side  
Secondary side => Top side

(070131)Change 22UF into 10UF




(061228)Change into 10UF/10V PN:11G236322636360  
C302,C303,C309,C311  
C314,C315,C316,C317  
C319,C320,C321,C322


Layout Note:  
VCCSENSE/VSSSENSE lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of Zo=27.4 Ohm.  
The VCCSENSE/VSSSENSE should be length matched to within 25 mils.  
These resistors should be placed within 2 inch of the CPU.

<http://laptopblue.vn>

**SW: FAN\_DA1 must be low during S3**




Request	Control net	Net name
PCIE_REQ1#	PCIE0(#),PCIE6(#)	None
PCIE_REQ2#	PCIE1(#),PCIE8(#)	None
PCIE_REQ3#	PCIE2(#),PCIE4(#)	CLK_PCIE_MINICARD(#)
PCIE_REQ4#	PCIE3(#),PCIE5(#), PCIE7(#)	CLK_MCH_3GPLL(#)



Bclk	FSB	FSLC	FSLB	FSLA
133	533	L	L	H
166	667	L	H	H

+VCCP\_AGTL+ 2,3,6,9  
+3VS 4,7,9,11,12,13,14,15,19,20,21,22,25,26,27,28,29,30,33,37,40,43,50,52,60,61

Layout Note:  
Place termination close to source IC



PREQ#1  
0=PCIE# 6/0 Not Controlled  
1=PCIE# 6/0 Controlled

PREQ#2  
0=PCIE# 8/1 Not Controlled  
1=PCIE# 8/1 Controlled

PREQ#3  
0=PCIE# 4/2 Not Controlled  
1=PCIE# 4/2 Controlled

PREQ#4  
0=PCIE# 7/5/3 Not Controlled  
1=PCIE# 7/5/3 Controlled

(070130)Change C516  
from 27PF to 33PF

Delete CLK\_I7MPC1(connect to pin)

Realtek:Mount R519,Remove R550 R534

SELPICIE0\_LCD#:  
0-->pin17,pin18=LCDCLK(96MHz) or  
27M/27M\_SS

SELLCD\_27#/PCICLK\_F1:  
1-->pin17,pin18=LCDCLK(96MHz)


PCICLK2/REQ\_SEL:  
1-->pin40,pin41=PREQ1#,PREQ2#

ITP\_EN/PCICLK\_F0:  
1-->CPU\_ITP pair


Internal Pull-Up Resistor



Internal Pull-Down Resistor

ICS954310CGLFT














Layout Note:  
Place filter components  
close to GMCH

GMCH VCORE

+VCCP_AGTL+	2,3,5,6
+VCCP_GMCH	10
+1.5VS_PCIE	7
+3VS	4,5,7,11,12,13,14,15,19,20,21,22,25,26,27,28,29,30,33,37,40,43,50,52,60,61
+2.5VS	37,54
+1.5VS	7,10,20,25,26,37,52

Layout Note:  
Place on the edge

Layout Note:  
Place in cavity

POWER

NOTE:0.1uF CAPS USED IN +1.5VS,  
+3.3VS  
+2.5VS should be placed within  
200 mils of edge.


Layout Note:  
These Caps should be within  
250 mils of edge of GMCH

Layout Note:  
0.1uF caps in 1.5VS\_xPLL  
need to be located as edge  
caps within 200 mils.


Layout Note:  
These 0.1uF caps should  
be placed within 200 mils  
of edge

Layout Note:  
These Caps should  
be within 250 mils of  
edge of GMCH







**CFG5 : DMI X2 Select**  
 LOW = DMI X 2  
**HIGH = DMI X 4 (Default)**




**CFG16 : FSB DYNAMIC ODT**  
 LOW = Dynamic ODT Disabled  
**HIGH = Dynamic ODT Enabled (Default)**




**CFG7 : CPU STRAP**  
 LOW = Reserved  
**HIGH = Mobility CPU (Default)**




**CFG18 : GMCH Core Voltage Level**  
 LOW = 1.05V  
**HIGH = 1.5V (default)**



**CFG9 : PCIE GRAPHIC LANE**  
 LOW = REVERSE LANES  
**HIGH = NORMAL OPERATION (Default)**



**CFG19 : DMI LANE REVERSAL**  
**LOW = NORMAL**  
 HIGH = LANES REVERSED



**CFG11 : Reserved but need to be pull low**


CFG[17..3] have internal pullup resistors.  
 CFG[19..18] have internal pulldown resistors.  
 SDVOCRTL\_DATA has internal pulldown resistors.

CFG	All are sampled with respect to the leading edge of the GMCH PWROK	
2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C		0 = No SDVO Card Present (Default)
TRLDATA	SDVO Present	1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port





New addition for Teresa




Change D-SUB into PN:12G10111015M





(061225)Modify into +12VS


(061221)Change CON1401 into PN:12G02502200R



Layout Note: Place these Caps near SO DIMM 0



Layout Note: Place these Caps near SO DIMM 0




SO-DIMM 0 is placed farther from the GMCH than SO-DIMM 1



Address reference +1.8V, add four  
0.1uF decoupling CAP.


(061227)Update PCB footprint  
PN:12G025032008



Layout Note: Place these Caps near SO DIMM 0


Layout Note: Place these Caps near SO DIMM 0


Layout Note: Place these High-Freq decoupling Caps near the GMCH



Layout Note: Place these CAPs near the GMCH

SMBus Slave Address:A4H







M\_A\_A[0..13] 8,14  
M\_A\_BS[0..2] 8,14  
M\_A\_CAS# 8,14  
M\_A\_RAS# 8,14  
M\_A\_WE# 8,14

M\_B\_A[0..13] 8,15  
M\_B\_BS[0..2] 8,15  
M\_B\_CAS# 8,15  
M\_B\_RAS# 8,15  
M\_B\_WE# 8,15

M\_CS#[0..3] 7,14,15  
M\_ODT[0..3] 7,14,15  
M\_CKE[0..3] 7,14,15


M\_VREF\_MCH  
+0.9VS  
M\_VREF\_MCH 7,14,15  
+0.9VS 37,53


Add Voltage Follower








Layout note:

Place one cap close to every 2 pull-up resistors terminated to +0.9VS






Delete LPC interface of TPM



DPRSTP# routing from Intel 82801GBM to Yonah processor is required. Routing to VR must be done last and must have de-bounce filtering to handle daisy chain topology.

24 ± 5% series termination resistor placed within 2" from Intel 82801GBM, 56 ± 5% pull-up resistor has to be within 2" from the series resistor






Check with EMI: remove 0 ohm  
=>IDE\_PDIO#\_ICH  
IDE\_PDD1\_ICH  
IDE\_PDD2\_ICH  
IDE\_PDD9\_ICH  
IDE\_PDD10\_ICH

ACZ_SDOUT	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC.PC	PD
ACZ_SYNC	PWROK rising	sets bit 0 of RPC.PC	PD
EE_CS		should not be pulled high	PD
EE_DOUT		should not be pulled low	PU
GNT2#		should not be pulled low	PU
GNT3#	PWROK rising	low: "top-block swap" mode	PU
GNT5#/GPIO17# GNT4#/GPIO48	PWROK rising	GNT5# GNT4# 0 1 SPI 1 0 PCI 1 1 LPC	PU

GPIO16 /DPRSLPVR		should not be pulled high	PD
GPIO25	RSRST# rising	should not be pulled low	PU
INTRVREN	ALWAYS	high: Enable integrated VccSus1_05 VRM	
LINKALERT#		REQUIRE an external pull-up R	Need PU
REQ[4:1]#	PWROK rising		
SATALED#		should not be pulled low	Conditional PU
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A



Port 0	CON3602
Port 1	Unused
Port 2	CON3601
Port 3	CON3601
Port 4	Unused
Port 5	Unused
Port 6	NewCard
Port 7	Unused


Layout Note:  
Pull-ups must be placed within 500  
mils from Intel 82801GBM pins























## ISA ROM








**!! ExpressCard Standard 1.0:**  
 Change Pin7 from RESERVED to SMBCLK  
 Change Pin8 from SMBCLK to SMBDATA  
 Change Pin9 from SMBDATA to +1.5V



(070201)Add CON2502 in other to colayout with CON2501



## MINI CARD CONNECTOR




Instead of Mini-PCIE latch connector.For cost down.

WLAN SPEC:

		WLL3140	WLL4080
Transmit Mode Current	11.a		550mA
	11.b	525mA	560mA
	11.g	560mA	550mA
	11.n		
Receive Mode Current	11.a		280mA
	11.b	430mA	270mA
	11.g	460mA	280mA
	11.n		
Sleep Mode Current		220mA	20mA
Supplied Voltage(VCC)	MIN	3.0V	3.0V
	TYP	3.3V	3.3V
	MAX	3.6V	3.6V


## Debug Card CON

(061206)Change Debug CON into PN:12G18340120E









## WLAN ON/OFF Control




(070202)Modify WLAN on/off circuit

Change AND gate into 5V Vcc

The schematic diagram illustrates the SATA interface circuit for the TPC26T T2801 module. The circuit is powered by a 3V3 supply and a 5V5 supply. The SATA\_RXN0 and SATA\_RXP0 signals are connected to the SATA\_TXN0 and SATA\_TXP0 signals. The circuit includes a 100k pull-up resistor and a 3900PF capacitor. A note indicates that the capacitor C should be changed to 3900PF.



(061208)Change ODD CON into PN:12G161220509





## CD-ROM





## EC Hardware Strap

Strap value sampled after  
VSTBY power up reset




The register pair to access PNPCFG is 002Eh and 002Fh.  
The register pair to access PNPCFG is 004Eh and 004Fh.  
The register pair to access PNPCFG is determined by EC domain registers SWCBAHR and SWCBALR.




## EC ADC

### Battery




### Adaptor




## LED Board Interface

Connect to LED Board FFC




## Touchpad Board Interface

Connect to Touchpad Board FFC




## HDD LED




(061201)Modify Charge & Power circuit


## CHARGE LED



## POWER LED



## WLAN LED





(061212)Modify charge full circuit : solution1 & solution2

(070124)Add Media Card CON for colayout


(070130)Add RN3301, RN3302, RN3303

Solve-MS Duo Adaptor short problem / XE short problem



Change circuit from AAT4610A to SI2301


	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low




(061208)Change CON3301 into PN:12G340003601  
(061225)Change schematic part & PCB Footprint

## MEDIA CARD SLOT


(070130)Add RN3303, RN3304, RN3305




## Modify Card Detection Circuit (1/2)



(161219)Change reference into R3308&LED3301




## Modify Card Detection Circuit (2/2)







Support Wake On LAN  
=>Adapter In mode: S3, S4 and S5  
Battery mode: S3

http://laptopblue.vn






## TRANSFORMER 10/100MB




## MDC CONNECTOR

Support Wake On Ring in S3 and S4 state.



## B:MDC NUT

(061219)Change MDC NUT into PN:13G021054000




<http://laptopblue.vn>



The image displays three circuit diagrams for USB Type-C connectors, each showing a different pin configuration and component selection. The diagrams are labeled with component values and part numbers.


**Diagram 1 (Left):** Shows a USB Type-C connector with pins 18, 18, and 18. The circuit includes a 00Hm resistor (RN3602B) and a 00Hm resistor (RN3602A) in series with a 90Ohm/100Mhz inductor (L3604). The output is connected to USB\_P3- and USB\_P3+ through diodes D3607 and D3608 (EGA10603V05A1). The ground connection is labeled GND.

**Diagram 2 (Middle):** Shows a USB Type-C connector with pins 18, 18, and 18. The circuit includes a 00Hm resistor (RN3601A) and a 00Hm resistor (RN3601B) in series with a 90Ohm/100Mhz inductor (L3601). The output is connected to USB\_P2+ and USB\_P2- through diodes D3601 and D3606 (EGA10603V05A1). The ground connection is labeled GND.

**Diagram 3 (Right):** Shows a USB Type-C connector with pins 18, 18, and 18. The circuit includes a 00Hm resistor (RN3603B) and a 00Hm resistor (RN3603A) in series with a 90Ohm/100Mhz inductor (L3605). The output is connected to USB\_P0+ and USB\_P0- through diodes D3602 and D3603 (EGA10603V05A1). The ground connection is labeled GND.









## NUMBER LOCK LED





## CAPS LOCK LED

## SCROLL LOCK LED




## Reset Switch






## DC Power Jack

<http://laptopblue.vn>



## Without Battery & Pull out Adapter










## A:CPU BKT

PN:s01756



## B:MDC NUT


MDC NUT put on page35  
(H3501, H3502)

## F:MINI CARD NUT

MINI CARD NUT put on  
page26(H2601, H2602)


## C:TOP TO BTM

PN:S01912




## D:FIX MB

PN:s01769




## E:TOP TO BTM

PN:S01911




## G:FIX MB

PN:s01783




## H:SYS BOSS

PN:S01914




## I:MB TO IO BKT

PN:S01913




## J:SYS BOSS

PN:S01915




## K:MB TO IO BKT

PN:S01705




## L:TOP TO BTM

PN:S01916




## M:SYS BOSS

PN:s01917




## N:TOP TO BTM

PN:S01851




## O:ALIGNMENT HOLE T:NB SINK NUT

PN:temp\_5262\_gh15



PN:13GNJ510M170-1




## P:ALIGNMENT HOLE

PN:s01724




EMI NUT  
for LVDS cable  
PN:13G021029050




## U:TOP TO BTM

PN:S01854




## V:TOP TO BTM

PN:S01857





## W:TOP TO BTM

PN:S01918



## EMI SPRING

PN:13G021034050



## R1.0 to R1.1

Page	Action
3	Change C304, C305, C306, C307, C308, C310, C312, C313 into 10UF for cost down.
4	Add R418 and Q404 to avoid error action.
7	Add R715 and R716 in other to improve signal quality.
12	Mount R1206 and Q1204 in other to reduce discharge time.
13	Change C1313, C1314 into 22PF in other to improve undershoot.
13	Change the rated current of the fuse(F1302) into 1A for customer's demand.
21	Mount R2105 and R2109, or there is no dialing tone.
21	Modify R2108 into 31.6Kohm in other to tune +5V_AUDIO.
21	Add three 0ohm resistors R2127, R2128, R2129 for EMI.
22	Change R2201~R2204 into 27Kohm for speaker volume.
22	Change 0ohm resistors(R2238, R2239) into beads.
22	Remove a N-MOS and a resistor on JACK_IN side due to change a new HP JACK.
22	Add 4 Varistors(D2202~D2205) for EMI.
23	Remove a N-MOS due to change a new MIC JACK.
23	Add a 120ohm bead L2304 and a 1000PF capacitor C2307 for EMI.
25	Add 0ohm resistor R2503 and change Q2502 into unmount.
25	Add CON2502 in other to colayout with CON2501.
26	Connect not PCI_RST# but PLT_RST# to the RESET# signal of PCIE MiniCard for customer's demand.
27	Connect pin20 of MiniCard to the signal of OR conditions of WLAN_SW# and WLAN_ON# for customer's demand.
29	Change tolerance of R2918 into 1% and C2917 into 10% for the timing of EC_RST#.
29	Change WLAN_SW# into pull-up +3VSUS
30	Add 100PF capacitors C3011 and C3012 for EMI.
33	Add CON3302, RN3301, RN3302, RN3303, RN3304, RN3305 in other to colayout with CON3301.
33	Add Varistors D3304 and D3305 for EMI.
33	Change R3308 into 39ohm for the brightness of LED3301.
34	Change C3406, C3407 into 30PF in other to fit 25MHz frequency.
35	Place C3502, C3503 on the other side of L3503, L3504 for layout.
36	Change CE3602 from 100UF to 150UF in other to fit droop SPEC.
37	Change R3704, Q3705, R3708, Q3709, R3709, Q3710, R3710, Q3711, R3711, Q3711 into unmount because they don't affect the discharge circuit.
38	Change resistors R3805, R3806, R3807 into 620ohm in other to tune brightness.
41	Change the fuse F4101 into mount for customer's demand.
41	Add the colayout of JP4102 and F4102 for customer's demand.
41	Change 0ohm resistor R4105 into 120ohm bead L4105 for EMI.
41	Add four Varistors D4102, D4103, D4104, D4105 and ten capacitors C4110~C4119 for EMI.
41	Chane C4103, C4104 into mount for EMI.
70	Chane R7002 into 80.6ohm for brightness.

# Power ON Sequence

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM	O	48	GPH0	VSUS_ON_EC	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/	O	55	GPH2	IMVPOK#	I
37	PWM3/GPA3	BAT_LOW_BEEP(Reserved)	O	69	GPH3	PM_PWRBTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_3S#	O	76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GPIO	ICH_PWROK_EC	O
154	TXD/GPB1	CAP_LED	O	149	GP11	WATCHDOG#	O
162	GPB2	SCRL_LED	O	152	GP12	/	
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GP13	CHG_EN#	O
164	SMDAT0/GPB4	SMDATA_BAT	I/O	156	GP14	PRECHG	O
5	GA20/GPB5	A20GATE	O	168	GP15	BAT_LL#	O
6	KBRST#/GPB6	RCIN#	O	174	GP16	BAT_LEARN	O
165	GPB7	THRO_CPU	O	109	GP17	/	
47	CLKOUT/GPC0	/	O	99	DAC0/GPJ0	CHG_FULL_LED#_EC	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	100	DAC1/GPJ1	/	
170	SMDAT1/GPC2	SMB1_DAT	I/O	101	DAC2/GPJ2	INVTER_DA	O
171	GPC3	/	I	102	DAC3/GPJ3	BATSEL_2P#	O
172	TMR10/WUI2/GPC4	ACIN_OC#	I	97	GPJ4	/	
175	GPC5	OP_SD#	O	98	GPJ5	/	
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I	/	/	/	
1	CK32KOUT/GPC7	/	O	/	/	/	
26	RI1#/WUI0/GPD0	PM_SUSB#	I	81	ADC0/GPK0	BAT0_AD	I
29	RI2#/WUI1/GPD1	PM_SUSC#	I	82	ADC1/GPK1	/	
30	LPCRST#/WUI4//GPD2	PLT_RST#	I	83	ADC2/GPK2	AC_AD	I
31	ECSC#//GPD3	ECSC#	O	84	ADC3/GPK3	/	
41	GPD4	/		93	ADC8/GPK4	KB_ID0	I
42	GINT/GPD5	/		94	ADC9/GPK5	KB_ID0	I
62	TACH0/GPD6	FANO_TACH	I				
63	TACH1/GPD7	/	O				
87	ADC4/GPE0	WLAN_SW#_EC(Reserved)	I	8	GPL0	/	O
88	ADC5/GPE1	/	I	11	GPL1	/	O
89	ADC6/GPE2	/	I	12	GPL2	/	I
90	ADC7/GPE3	/	I	20	GPL3	/	O
2	PWRSW/GPE4	PWRSW#_EC	I	21	GPL4	/	
44	WUI5/GPE5	/		106	GPL5	/	
24	LPCPD#/WUI6/GPE6	LID_EC#	I	107	GPL6	/	
25	CLKRUN#/WUI7/GPE7	/	O	108	GPL7	/	
110	PS2CLK0/GPF0	/		22	ECSMH#/GPM0	EXTSM#	O
111	PS2DAT0/GPF1	/		23	PWUREQ#/GPM1	/	
114	PS2CLK1/GPF2	/	I/O	85	KSO16/GPM2	/	
115	PS2DAT1/GPF3	/	I/O	86	KSO17/GPM3	ID_EC (Reserved)	I
116	PS2CLK2/GPF4	TPAD_CLK		91	CTX/GPM4	/	
117	PS2DAT2/GPF5	TPAD_DAT		92	CRX/GPM5	/	
118	PS2CLK3/GPF6	/					
119	PS2DAT3/GPF7	/	I				
113	FA16/GPG0	FA16					
112	FA17/GPG1	FA17					
104	FA18/GPG2	FA18					
103	FA19/GPG3	/					
3	FA20/GPG4	THRM_CPU#	I				
4	FA21/GPG5	/					
27	LPC80HL/GPG6	PMTHERM#	O				
28	LPC80LL/GPG7	AC_APR_UC#	I				

ICH7-M GPIO SETTING


Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQE#	PCI_INT#	I
F7	GPIO03/PIRQF#	PCI_INTF#	I
F8	GPIO04/PIRQG#	PCI_INTG#	I
G7	GPIO05/PIRQH#	PCI_INT#	I
AC21	GPIO06	/	I/O
AC18	GPIO07	PM_THERM#_GPIO (Reserved)	I
E21	GPIO08	EXTSM#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	WLAN_SW#_ICH	I
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SC#	I
E19	GPIO13	NEWCARD_DET#	I
R4	GPIO14	BAT_LL#_ICH (Reserved)	I
E22	GPIO15	WLAN_LED#	O
AC22	GPIO16	PM_DPRSLPVR	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STPPC#	STP_PC#	O
AH18	GPIO19/SATA1GP	/	I
AF21	GPIO20/STPCPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	/	I
A13	REQ4#/GPIO22	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	/	
R3	GPIO24	/	
D20	GPIO25	CB_SD#	O
A21	GPIO26	/	
B21	GPIO27	BTO_DEV0	I
E23	GPIO28	NEWCARD_OFF#	O
C3	GPIO29/OC#5	USB_OC_5#	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC_7#	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	I/O
AC19	GPIO33/AZ_DOCK_EN#	BTO_DEV1	I
U2	GPIO34/AZ_DOCK_RST#	BTO_DEV2	I
AD21	GPIO35	/	O
AH19	GPIO36/SATA2GP	/	
AE19	GPIO37/SATA3GP	PCB_ID0	I
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O

Indigo: the same as T12F  
Pink: different from T12F

PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D


PCIe Device	Bus		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
SO-DIMM 1	1010001x ( A2 )
Thermal Sensor	1001100x ( 98 )












[illegible]

<http://laptopblue.vn>


+3VAO




+2.5VS




+RTC\_PWR







## BATTERY IN DETECT




## ADAPTER IN DETECT



## +2.5VREF





## POWER GOOD DETECTOR




SUSC#\_PWR POWER


http://laptopblue.vn



SUSB#\_PWR POWER















## FOR POWER TEST



http://laptopblue.vn



DETAIL: Q



DETAIL: S

# Toshiba Satellite L40 schematic rev 1.1

POWER PAGE REF.

DAUGHTER BOARD

70 LED BOARD