

SYSTEM DC/DC		CPU DC/DC	
APL5916KAI 48		NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC	
UP6128PQDD 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC	
UP6183PQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC	
UP6165BQKF 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC	
NCP5911MNTBG 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA	
RT8208BGQW 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE


TI CHARGER	
BQ24745RHDR 40	
INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC	
RT9025 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC	
RT9025-25PSP 93	
INPUTS	OUTPUTS
1D5V_S3	1V_VGA_S0
3D3V_S5	1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0
3D3V_S0	3D3V_VGA_S0

PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom



A B C D E
PCH Strapping Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

PCH Strapping Processor Strapping Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration/Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connectd to the EMBEDDED display Port 0:	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I2 C / SMBus Addresses		Ref Des	HURON RIVER ORB	
Device			Address	Hex Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

CPU1A
SANDY
62.10055.421
Change: 62.10053.611
2nd = 62.10055.321
3rd = 62.10040.821

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.




NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.



NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect


PEG Static Lane Reversal

PEG_TX#0	M29	PEG_C_TXN15	C401	Do Not Stuff	PEG_TXN15	83
PEG_TX#1	M32	PEG_C_TXN14	C402	Do Not Stuff	PEG_TXN14	
PEG_TX#2	M31	PEG_C_TXN13	C403	Do Not Stuff	PEG_TXN13	
PEG_TX#3	L32	PEG_C_TXN12	C404	Do Not Stuff	PEG_TXN12	
PEG_TX#4	L29	PEG_C_TXN11	C405	Do Not Stuff	PEG_TXN11	
PEG_TX#5	K31	PEG_C_TXN10	C406	Do Not Stuff	PEG_TXN10	
PEG_TX#6	K28	PEG_C_TXN9	C407	Do Not Stuff	PEG_TXN9	
PEG_TX#7	J30	PEG_C_TXN8	C408	Do Not Stuff	PEG_TXN8	
PEG_TX#8	J28	PEG_C_TXN7	C409	Do Not Stuff	PEG_TXN7	
PEG_TX#9	H29	PEG_C_TXN6	C410	Do Not Stuff	PEG_TXN6	
PEG_TX#10	G27	PEG_C_TXN5	C411	Do Not Stuff	PEG_TXN5	
PEG_TX#11	E29	PEG_C_TXN4	C412	Do Not Stuff	PEG_TXN4	
PEG_TX#12	D28	PEG_C_TXN3	C413	Do Not Stuff	PEG_TXN3	
PEG_TX#13	F26	PEG_C_TXN2	C414	Do Not Stuff	PEG_TXN2	
PEG_TX#14	E25	PEG_C_TXN1	C415	Do Not Stuff	PEG_TXN1	
PEG_TX#15	E25	PEG_C_TXN0	C416	Do Not Stuff	PEG_TXN0	
PEG_TX#0	M28	PEG_C_TXP15	C417	Do Not Stuff	PEG_TXP15	83
PEG_TX#1	M33	PEG_C_TXP14	C418	Do Not Stuff	PEG_TXP14	
PEG_TX#2	M30	PEG_C_TXP13	C419	Do Not Stuff	PEG_TXP13	
PEG_TX#3	L31	PEG_C_TXP12	C420	Do Not Stuff	PEG_TXP12	
PEG_TX#4	L28	PEG_C_TXP11	C421	Do Not Stuff	PEG_TXP11	
PEG_TX#5	K30	PEG_C_TXP10	C422	Do Not Stuff	PEG_TXP10	
PEG_TX#6	K27	PEG_C_TXP9	C423	Do Not Stuff	PEG_TXP9	
PEG_TX#7	J29	PEG_C_TXP8	C424	Do Not Stuff	PEG_TXP8	
PEG_TX#8	H28	PEG_C_TXP7	C425	Do Not Stuff	PEG_TXP7	
PEG_TX#9	G28	PEG_C_TXP6	C426	Do Not Stuff	PEG_TXP6	
PEG_TX#10	E28	PEG_C_TXP5	C427	Do Not Stuff	PEG_TXP5	
PEG_TX#11	F28	PEG_C_TXP4	C428	Do Not Stuff	PEG_TXP4	
PEG_TX#12	D27	PEG_C_TXP3	C429	Do Not Stuff	PEG_TXP3	
PEG_TX#13	E26	PEG_C_TXP2	C430	Do Not Stuff	PEG_TXP2	
PEG_TX#14	D25	PEG_C_TXP1	C431	Do Not Stuff	PEG_TXP1	
PEG_TX#15	D25	PEG_C_TXP0	C432	Do Not Stuff	PEG_TXP0	



Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL REF SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL REF SSCLK# on Processor to VCCP
through 1K +/- 5% resistorpower (~15 mW) may be
wasted.

Title		
Size	Document Number	Rev
Date:	Sheet	



CPU1E 3 OF 9

SANDY

RESERVED

SANDY

DIS_PX_Muxless




B4:VREF_DQ CHA

M:VREF_DQ_DIMM0 C

M:VREF_DQ_DIMM1 C

D1:VREF_DQ CHB



AK28
AK29
AL26
AL27
AK26
AL29
AL30
AM31
AM32
AM30
AM28
AM26
AN28
AN31
AN26
AM27
AK31
AN29

AJ31
AH31
AJ33
AH33

AJ26

B4
D1

F25
F24
F23
D24
G25
G24
E23
D23
C30
A31
B30
B29
D30
B31
A30
C29

J20
B18
A19

J15

CFG0
CFG1
CFG2
CFG3
CFG4
CFG5
CFG6
CFG7
CFG8
CFG9
CFG10
CFG11
CFG12
CFG13
CFG14
CFG15
CFG16
CFG17

RSVD#AJ31
RSVD#AH31
RSVD#AJ33
RSVD#AH33

RSVD#AJ26

RSVD#B4
RSVD#D1

RSVD#F25
RSVD#F24
RSVD#F23
RSVD#D24
RSVD#G25
RSVD#G24
RSVD#E23
RSVD#D23
RSVD#C30
RSVD#A31
RSVD#B30
RSVD#B29
RSVD#D30
RSVD#B31
RSVD#A30
RSVD#C29

RSVD#J20
RSVD#B18
RSVD#A19

RSVD#J15

RSVD#L7
RSVD#AG7
RSVD#AE7
RSVD#AK2
RSVD#W8

RSVD#AT26
RSVD#AM33
RSVD#AJ27

RSVD#T8
RSVD#J16
RSVD#H16
RSVD#G16

RSVD#AR35
RSVD#AT34
RSVD#AT33
RSVD#AP35
RSVD#AR34

RSVD#B34
RSVD#A33
RSVD#A34
RSVD#B35
RSVD#C35

RSVD#AJ32
RSVD#AK32

RSVD#AH27

RSVD#AN35
RSVD#AM35

RSVD#AT2
RSVD#AT1
RSVD#AR1




PEG Static Lane Reversal

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
0: Lane Reversed	

Title		
Size	Document Number	Rev
Date:	Sheet	

PROCESSOR CORE POWER

53A



VCC_CORE

SANDY

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AF35 VCC
- AF34 VCC
- AF33 VCC
- AF32 VCC
- AF31 VCC
- AF30 VCC
- AF29 VCC
- AF28 VCC
- AF27 VCC
- AF26 VCC
- AD35 VCC
- AD34 VCC
- AD33 VCC
- AD32 VCC
- AD31 VCC
- AD30 VCC
- AD29 VCC
- AD28 VCC
- AD27 VCC
- AD26 VCC
- AC35 VCC
- AC34 VCC
- AC33 VCC
- AC32 VCC
- AC31 VCC
- AC30 VCC
- AC29 VCC
- AC28 VCC
- AC27 VCC
- AC26 VCC
- AA35 VCC
- AA34 VCC
- AA33 VCC
- AA32 VCC
- AA31 VCC
- AA30 VCC
- AA29 VCC
- AA28 VCC
- AA27 VCC
- AA26 VCC
- Y35 VCC
- Y34 VCC
- Y33 VCC
- Y32 VCC
- Y31 VCC
- Y30 VCC
- Y29 VCC
- Y28 VCC
- Y27 VCC
- Y26 VCC
- V34 VCC
- V33 VCC
- V32 VCC
- V31 VCC
- V30 VCC
- V29 VCC
- V28 VCC
- V27 VCC
- V26 VCC
- U35 VCC
- U34 VCC
- U33 VCC
- U32 VCC
- U31 VCC
- U30 VCC
- U29 VCC
- U28 VCC
- U27 VCC
- U26 VCC
- R35 VCC
- R34 VCC
- R33 VCC
- R32 VCC
- R31 VCC
- R30 VCC
- R29 VCC
- R28 VCC
- R27 VCC
- R26 VCC
- P35 VCC
- P34 VCC
- P33 VCC
- P32 VCC
- P31 VCC
- P30 VCC
- P29 VCC
- P28 VCC
- P27 VCC
- P26 VCC

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

VIDALERT# H_CPU_SVIDALRT# 1 R803 43R2J-GP VR_SVID_ALERT# 42
VIDSCLK H_CPU_SVIDCLK 42
VIDSOUT H_CPU_SVIDDAT 42

For CRB VIDSOUT need to pull high 130 ohm closer to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU

H_CPU_SVIDDAT R804 1 130R2F-1-GP

VCC_SENSE
VSS_SENSE

AJ35 VCCSENSE 42
AJ34 VSSSENSE 42

VCCIO_SENSE
VSSIO_SENSE


B10 VCCIO_SENSE 45
A10 VSSIO_SENSE 45



VCC_CORE


R801 100R2F-L1-GP-U

R802 100R2F-L1-GP-U

Title		
Size	Document Number	Rev
Date:	Print	









Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30



If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32





Layout Note:
Place these Caps near
SO-DIMMA.

PART NUMBER	Height	TYPE

DM1
DDR3-204P-122-GP
62.10017.251
2nd = 62.10017.V51
3rd = 62.10017.M51
4th = 62.10017.X41




h t t p : / / l a p t o p b l u e . v n

[illegible]


DM2
DDR3-204P-126-GP
62.10024.D41

2nd = 62.10017.R91
3rd = 62.10017.V61
4th = 62.10017.X51







Title		
Size	Document Number	Rev
Date	Sheet	



L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display



Impedance:90 ohm



DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected

Close to PCH side


Impedance:100 ohm

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)


PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIIB_CTRLDATA
	DDPB_0N	SDVO_RED	DDPB_0N	TMDSB_DATA2
	DDPB_0P	SDVO_RED#	DDPB_0P	TMDSB_DATA2#
	DDPB_1N	SDVO_GREEN	DDPB_1N	TMDSB_DATA1
	DDPB_1P	SDVO_GREEN#	DDPB_1P	TMDSB_DATA1#

Title		
Size	Document Number	Rev
Date:	Sheet	

<http://laptopblue.vn>



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
		SPI(Default)



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

- ~~2~~ USB Ext. port 1 (HS)
- ~~X~~ External debug port use on Huron river platform

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB C
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

Title			
Size	Document Number		Rev
Date	Folios		

SSID = PCH

4 DMI_RXN[3:0] <<<= FDI_TXN[7:0] 4
4 DMI_RXP[3:0] <<<= FDI_TXP[7:0] 4

http://laptopblue.vn

Deep S4/S5 Supported

Deep S4/S5 Not Supported

VccDSW3_3

DPWROK

VccSUS3_3

RSMRST#

PCHIC

3 OF 10

Cougar
Point

DMI

FDI

System Power Management

FDI_RXN0 BJ14 <<< FDI_TXN0 4
FDI_RXN1 AY14 <<< FDI_TXN1 4
FDI_RXN2 BE14 <<< FDI_TXN2 4
FDI_RXN3 BH13 <<< FDI_TXN3 4
FDI_RXN4 BJ12 <<< FDI_TXN4 4
FDI_RXN5 BG10 <<< FDI_TXN5 4
FDI_RXN6 BG9 <<< FDI_TXN6 4
FDI_RXN7
FDI_RXP0 BG14 <<< FDI_TXP0 4
FDI_RXP1 BB14 <<< FDI_TXP1 4
FDI_RXP2 BF14 <<< FDI_TXP2 4
FDI_RXP3 BE12 <<< FDI_TXP3 4
FDI_RXP4 BG12 <<< FDI_TXP4 4
FDI_RXP5 BJ10 <<< FDI_TXP5 4
FDI_RXP6 BH9 <<< FDI_TXP6 4
FDI_RXP7
FDI_INT AW16 >>> FDI_INT 4
FDI_FSYNC0 AV12 >>> FDI_FSYNC0 4
FDI_FSYNC1 BC10 >>> FDI_FSYNC1 4
FDI_LSYNC0 AV14 >>> FDI_LSYNC0 4
FDI_LSYNC1 BB10 >>> FDI_LSYNC1 4

DSWVRMEN A18 >>> DSWODVREN
DPWROK E22 >>> PCH_DPWROK
WAKE# B9 <<< PCIE_WAKE# 31,65,66,82
CLKRUN#/GPIO32 N3 <<< PM_CLKRUN# 27
SUS_STAT#/GPIO61 G8 <<<
SUSCLK#/GPIO62 N14 >>> PCH_SUSCLK_KBC 27
SLP_S5#/GPIO63 D10 <<<
SLP_S4# H4 >>> PM_SLP_S4# 27,46
SLP_S3# F4 >>> PM_SLP_S3# 27,36,37,47,92
SLP_A# G10 <<<
SLP_SUS# G16 <<<
PMSYNCH AP14 <<< H_PM_SYNC 5
SLP_LAN#/GPIO29 K14 <<<

AW16 >>> FDI_INT 4

AV12 >>> FDI_FSYNC0 4

BC10 >>> FDI_FSYNC1 4

AV14 >>> FDI_LSYNC0 4

BB10 >>> FDI_LSYNC1 4

A18 >>> DSWODVREN

E22 >>> PCH_DPWROK

B9 <<< PCIE_WAKE# 31,65,66,82

N3 <<< PM_CLKRUN# 27

G8 <<<

N14 >>> PCH_SUSCLK_KBC 27

D10 <<<

H4 >>> PM_SLP_S4# 27,46

F4 >>> PM_SLP_S3# 27,36,37,47,92

G10 <<<

G16 <<<

AP14 <<< H_PM_SYNC 5

K14 <<<

GP

COUGAR-GP-U2-NF

GP

GP

GP

GP

GP

GP

GP


GP

GP

GP

GP

GP



S0_PWR_GOOD after PM_SLP_S3# delay 200 ms

27.42 S0_PWR_GOOD >>>

27.97 PM_PWRBTN# >>>

27 AC_PRESENT >>>

BATLOW# E10 <<<

PM_RI# A10 <<<

PCIE_WAKE#

PCIE_WAKE#

BATLOW#

PM_RI#

AC_PRESENT

SUS_PWR_ACK

PCIE_WAKE#

PCIE_WAKE#

PCIE_WAKE#

PCIE_WAKE#

PCIE_WAKE#
CRB : 1K
CEKLT: 10K


PWRBTN#
This signal has an internal pull-up resistor

PM_RSMRST#

PM_RSMRST#



PM_RSMRST#

PM_RSMRST#



DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

SB modify







Title		
Size	Document Number	Rev
Date:	Sheet	






SSID = PCH

http://laptopblue.vn













HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



Title		
Size	Document Number	Rev
Date:	Sheet	

Note:
For PCH debug with XDP, need to NO STUFF R2218



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPI037 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPI036 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)


Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPI08 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

PLL ON DIE VR ENABLE


NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)




Title		
Size	Document Number	Rev
Date		

SSID = PCH



http://laptopblue.vn





Refer to NPCE795 shared SPI flash architecture



Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:		




Title		
Size	Document Number	Rev
Date:	Sheet	





ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)

RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9



Title		
Size	Document Number	Rev
Date:	Sheet	

http://laptopblue.vn

3D3V_S5
R3101 Do Not Stuff
3D3V_LAN_S5
C3101
C3102
C3103
SC4D7U6D3V3KX-4GP
36R
36R
1D2V_LAN_S5
C3104
C3105
C3108
SC4D7U6D3V3KX-4GP
36R
36R
3D3V_LAN_S5
BIASVDD_G
L3102 Do Not Stuff
C3111
SCD1U10V2KX-4GP
L3104 Do Not Stuff
C3113
SCD1U10V2KX-4GP
L3105 Do Not Stuff
C3114
SCD1U10V2KX-4GP
C3115
SCD1U10V2KX-4GP
3D3V_LAN_S5
R3140 Do Not Stuff
C3118
SCD1U10V2KX-4GP
R3141
10KR2J-3-GP
VDDO_CR
C3125
C3126
SCD1U50V3KX-4GP
3D3V_CARD_S0
VDDO_CR
R3143 Do Not Stuff
LOW_PWR
R3144 Do Not Stuff


20 PCIE_RXP4
20 PCIE_RXN4
20 PCIE_TXP4
20 PCIE_TXN4
5,18,27,36,65,66,71,82,97 PLT_RST#
20 CLK_PCIE_LAN#
20 CLK_PCIE_LAN#
19,65,66,82 PCIE_WAKE#
20 PCIE_CLK_LAN_RQ#

19,65,66,82 PCIE_WAKE#
20 PCIE_CLK_LAN_RQ#
20 CLK_PCIE_LAN#
20 CLK_PCIE_LAN#
32 SD_DAT0/XD_D0/MS_D0
32 SD_DAT1/XD_D1/MS_D1
32 SD_DAT2/XD_D2/MS_D2
32 SD_DAT3/XD_D3/MS_D3
32 SD_DAT4/XD_D4/MS_D4
32 SD_DAT5/XD_D5/MS_D5
32 SD_DAT6/XD_D6/MS_D6
32 SD_DAT7/XD_D7/MS_D7




3D3V_S0
R3135 Do Not Stuff
3D3V_LAN_S0
C3129
SCD1U10V2KX-4GP
3D3V_LAN_S5
R3131
R3132
R3133
R3134
R3135
R3136
R3137
R3138
R3139
R3140
R3141
R3142
R3143
R3144
R3145
R3146
R3147
R3148
R3149
R3150
R3151
R3152
R3153
R3154
R3155
R3156
R3157
R3158
R3159
R3160
R3161
R3162
R3163
R3164
R3165
R3166
R3167
R3168
R3169
R3170
R3171
R3172
R3173
R3174
R3175
R3176
R3177
R3178
R3179
R3180
R3181
R3182
R3183
R3184
R3185
R3186
R3187
R3188
R3189
R3190
R3191
R3192
R3193
R3194
R3195
R3196
R3197
R3198
R3199
R3200
R3201
R3202
R3203
R3204
R3205
R3206
R3207
R3208
R3209
R3210
R3211
R3212
R3213
R3214
R3215
R3216
R3217
R3218
R3219
R3220
R3221
R3222
R3223
R3224
R3225
R3226
R3227
R3228
R3229
R3230
R3231
R3232
R3233
R3234
R3235
R3236
R3237
R3238
R3239
R3240
R3241
R3242
R3243
R3244
R3245
R3246
R3247
R3248
R3249
R3250
R3251
R3252
R3253
R3254
R3255
R3256
R3257
R3258
R3259
R3260
R3261
R3262
R3263
R3264
R3265
R3266
R3267
R3268
R3269
R3270
R3271
R3272
R3273
R3274
R3275
R3276
R3277
R3278
R3279
R3280
R3281
R3282
R3283
R3284
R3285
R3286
R3287
R3288
R3289
R3290
R3291
R3292
R3293
R3294
R3295
R3296
R3297
R3298
R3299
R3300
R3301
R3302
R3303
R3304
R3305
R3306
R3307
R3308
R3309
R3310
R3311
R3312
R3313
R3314
R3315
R3316
R3317
R3318
R3319
R3320
R3321
R3322
R3323
R3324
R3325
R3326
R3327
R3328
R3329
R3330
R3331
R3332
R3333
R3334
R3335
R3336
R3337
R3338
R3339
R3340
R3341
R3342
R3343
R3344
R3345
R3346
R3347
R3348
R3349
R3350
R3351
R3352
R3353
R3354
R3355
R3356
R3357
R3358
R3359
R3360
R3361
R3362
R3363
R3364
R3365
R3366
R3367
R3368
R3369
R3370
R3371
R3372
R3373
R3374
R3375
R3376
R3377
R3378
R3379
R3380
R3381
R3382
R3383
R3384
R3385
R3386
R3387
R3388
R3389
R3390
R3391
R3392
R3393
R3394
R3395
R3396
R3397
R3398
R3399
R3400
R3401
R3402
R3403
R3404
R3405
R3406
R3407
R3408
R3409
R3410
R3411
R3412
R3413
R3414
R3415
R3416
R3417
R3418
R3419
R3420
R3421
R3422
R3423
R3424
R3425
R3426
R3427
R3428
R3429
R3430
R3431
R3432
R3433
R3434
R3435
R3436
R3437
R3438
R3439
R3440
R3441
R3442
R3443
R3444
R3445
R3446
R3447
R3448
R3449
R3450
R3451
R3452
R3453
R3454
R3455
R3456
R3457
R3458
R3459
R3460
R3461
R3462
R3463
R3464
R3465
R3466
R3467
R3468
R3469
R3470
R3471
R3472
R3473
R3474
R3475
R3476
R3477
R3478
R3479
R3480
R3481
R3482
R3483
R3484
R3485
R3486
R3487
R3488
R3489
R3490
R3491
R3492
R3493
R3494
R3495
R3496
R3497
R3498
R3499
R3500
R3501
R3502
R3503
R3504
R3505
R3506
R3507
R3508
R3509
R3510
R3511
R3512
R3513
R3514
R3515
R3516
R3517
R3518
R3519
R3520
R3521
R3522
R3523
R3524
R3525
R3526
R3527
R3528
R3529
R3530
R3531
R3532
R3533
R3534
R3535
R3536
R3537
R3538
R3539
R3540
R3541
R3542
R3543
R3544
R3545
R3546
R3547
R3548
R3549
R3550
R3551
R3552
R3553
R3554
R3555
R3556
R3557
R3558
R3559
R3560
R3561
R3562
R3563
R3564
R3565




Power Sequence



ANNIE Run Power




-1 co-layout SLG55221






-1 modify R3621,D3602 to DY

SB modify part number


1D5V_S0
MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A



Title		
Size	Document Number	Rev
Date:	Sheet	





Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		


ELETRÔNICA












SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only




ELETRÔNICA



Title		
Size	Document Number	Rev
Date:	Sheet	









Title			
Size	Document Number		Rev
Date:	Subject		

<http://laptopblue.vn>









SSID = PWR.Plane.Regulator_1p8v

RT9025 for 1D8V_S0




Title		
Size	Document Number	Rev
Date:		

ELETRÔNICA



Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date		
Sheet		

HDMI Level Shifter & CONNECTOR


HDMI CONN

UMA_Muxless : default setting used PS8101. if don't used PS8101
please change C5103-C5110 to 0 ohm resistor

HDMI DISCRETE/ UMA Co-lay




0806 SB Cap change schematic to Page 84







http://laptopblue.vn



ODD Connector




0707 Modify:
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

SB

SATA Zero Power ODD

SB modify part number




Title		
Size	Document Number	Rev
Date:	Sheet	




GIGA Lan Transformer

XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B



LAN MDI Off-Page




XF5902
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B



SE modifyf Pin9 Pin10 SWAP




SB modify For EMI




Title	Document Number	Rev
Date:	Sheet	




e) for PCH

PCH and EC length less than 6.5 inch



-1 for RTC Leakage






Title		
Size	Document Number	Rev
Date:		

ELETRÔNICA

Bluetooth Module conn.




ANNIE Bluetooth Module




EC6302 put near BLUE1 / all USB
put one choke near connector
by EMI request

Title		
Size	Document Number	Rev
Date:		Sheet


Mini Card Connector(802.11a/b/g/n)



SB modify for SIV




RF suggestion



Title		
Size	Document Number	Rev
Date		


ELETRÔNICA

Place near MINI Card CONN




Title		
Size	Document Number	Rev
Date:	Sheet	


Power button LED






Power STDBY_LED





Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)



SATA HDD LED




From module



for factory test

3G LED


From module



for factory test

Title		
Size	Document Number	Rev
Date:	Sheet	

Internal KeyBoard Connector









MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


26



1 **SB to -1 modify Part number**




Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		

ELETRÔNICA

http://laptopblue.vn



Title		
Size	Document Number	Rev
Date:		Sheet



SD/XD/MS Card Reader

32 SD-DATA3_19
32 SD_CMD_16
32 SD-CLK_9
32 SD_DATA0_4
32 SD-DAT1_3
32 SD-DATA1_21
32 SD-WP_2
31,32 SD_CD/XD_WE#

32 MS_BS_7
32 MS-DATA1_8
32 MS_DATA0_10
32 MS-DATA2_12
32 MS_INS#_14
32 MS-DATA3_15
32 MS-SCLK_17


32 XD_CD#_39
32 XD-R/-B_38
32 XD_RE#_37
32 XD_CE#_36
32 XD_CLE_35
32 XD_ALE_34
32 SD_CD/XD_WE#_1_33_43
32 XD_WP_32

32 XD_D0_30
32 XD_D1_29
32 XD_D2_28
32 XD_D3_27
32 XD_D4_26
32 XD_D5_25
32 XD_D6_24
32 XD_D7_23



Title		
Size	Document Number	Rev
Date		

ELETRÔNICA



PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010

R8105
Do Not Stuff

AUD_AGND

1D5V_S3

29 EXT_MIC_JD#
29 MIC_IN_R
29 MIC_IN_L

29 COMBO_MIC
29 AUD_HP1_JACK_R2
29 AUD_HP1_JD#
29 AUD_HP1_JACK_L2

18 USB_PN8
18 USB_PP8

27,61 USB_PWR_EN#

5,18,27,31,36,65,66,71,97 PLT_RST


3D3V_S5

20 USB3_PEGB_CLKREQ#

5V_S5

USBCN1
ACES-CON26-11-GP
20.K0315.026
2nd = 20.K0370.026

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010




RF_CN1
ACES-CON2-11-GP
20.F0772.002

BAE40

27 Wireless_SW

Title		
Size	Document Number	Rev
Date: Sheet		



X7R, Under GPU.

SB modify connector to IFPCDE_PLLVDD_PWR




SB modify connector to IFPC_IOVDD_PWR

SA R8412, R8413 change DY
SB R8412, R8413 change delete

HDMI Interface






X7R, Under GPU.




DG requires X7R for 1uF and 4.7uF as well.

Title		
Size	Document Number	Rev
Date:	Sheet	




FBCLK Termination place on VRAM side


FBCLK Termination place on VRAM side



VGA Thermal sensor P2800




SJM50-CP SUPPORT							
P-STATE	NVDD_4LTV1	NVDD_4LTV0	N11M-GE1	N11M-GE2	N11M-OP1	N11P-GE1	N11P-GE F4
P12	0	0	0.85V	0.85V	0.85V	0.80V	0.85V
P8	0	1	0.85V	0.85V	0.85V	0.85V	0.85V
P0	1	0	1.03V	1.03V	1.03V	0.95V	0.95V



NVIDIA TABLE

	Hynix 2G 0110 128*16*8 800MHZ	Hynix 1G 0011 64*16*8 800MHZ	Samsung 1G 0011 64*16*8 800MHZ	Samsung 512 64*16*4 800MHZ	Samsung 2G 0011 128*16*8 128MHZ
RO M_SIPD R8627	34.8Kohm 64.34825.6DL	5Kohm 64.49915.6DL	20Kohm 64.20025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL



```

GPU_ROM_SI      for 1Gbit      For 2Gbit      For 1Gbit
                 8x16bit VRAM  8x16bit VRAM  8x16bit VRAM
RAM_CFG[0]=0    RAM_CFG[0]=0    RAM_CFG[0]
RAM_CFG[1]=1    RAM_CFG[1]=1    RAM_CFG[1]
RAM_CFG[2]=0    RAM_CFG[2]=1    RAM_CFG[2]
RAM_CFG[3]=0    RAM_CFG[3]=0    RAM_CFG[3]

GPU_ROM_SO      VGA_DEVICE      =1 (low bit)
                 SHD_ADR_JACK     =0
                 FB_0_ROM_SIZE    =0
                 XCIE_417         =0 (High bit)

GPU_ROM_SCLK     PEK_PLL_EN_TERM =0
                 SLOF_CLK_CFG     =1
                 SUB_VENDER       =0
                 { NUT_DRIVER_41  =1
                   N11P Fermi

```

```

for 2Gbit
VRAM Samsung VRAM
[0]-1 RAM_CFG[0]-1
[1]-1 RAM_CFG[1]-1
[2]-0 RAM_CFG[2]-1
[3]-0 RAM_CFG[3]-0

```

Logical Resistor	Strap Pull
5Kohms	100
10Kohms	100
15Kohms	101
20Kohms	101
25Kohms	110
30Kohms	110
35Kohms	111
45Kohms	111

Bit	Mapping
0	0000
1	0001
0	0010
1	0011
0	0100
1	0101
0	0110
1	0111

3D3V_VGA_S0

```

STRAP0      USED
            USED
            USED
            USED

STRAP1      3GIC
            3GIC
            3GIC
            3GIC

```

```

[0]=1
[1]=1
[2]=1
[3]=1

```

USE 1

```

_PADCFG[0]=0
_PADCFG[1]=1
_PADCFG[2]=1
_PADCFG[3]=1

```

12P-GS
111 (45K)
0110 USE 01

N12P-GV

10 (35K)

N11
Pul

1P-GE
1 Low



N11P-GS
Pull Low

N12P-0


GE




--

Hy2G_64.34825.6DL, Hy1G_64.15025.6DL, Sam1G512M_64.20025.6DL, Sam2G_64.45325.6DL





File			
Size	Document Number		Rev
Date	Post		








VRAM SAMSUNG 1Gb VR.1GB0B.006
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
VRAM HYNIX 2Gb VR.2GB0G.001



Title		
Size	Document Number	Rev
Date	Sheet	







P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8 , P12	L	L	0.85v
P0 - HOT	L	H	1.00v
P0 - COLD	H	L	1.025v
	H	H	

N12P GV			
P-State	PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
P8 , P12	L	L	0.85V
P0 - HOT	L	H	1.00V
P0 - COLD	H	L	1.025V
	H	H	

I/P cap: 10U 25V R1206 R5R / 78.10622.52L
Inductor: 1.5UH PFCM104T-XR5NM Cynotec DCR: 4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01
H/S: S17686DP/ POWERPAK-8/11mOhm/14mOhm4.5Vgs/ 84.07686.037
L/S: S1R460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm4.5Vgs/ 84.00460.037

Switching freq>=>350KHz

Switching freq-->350KHz




```
Frequency setting
470K  -->165KHz
200K  -->323KHz
100K  -->500KHz
```

+3VS to 3.3V_DELAY Transfer


1D5V_VGA_S0

SB modify to 84.03006.A37

1.05V to 1.05V_VGA_S0 Transfer




+3VS to 1.8V Transfer










1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.





-1 co-layout SLG55221






Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:		Sheet



Title		
Size	Document Number	Rev
Date:		










Check test point




Test Point放在Dimm Door打開可量測處

SB to -1 BOM add SPR2

-2 delete SPR5




Title		
Size	Document Number	Rev
Date	Sheet	



Intel-Power Up Sequence


(AC mode)


red word: KBC GPIO



(DC mode)

red word: KBC GPIO





[illegible]

ELETRÔNICA

PCH SMBus Block Diagram

KBC SMBus Block Diagram



File	
Size	Document Number
Date	Rev

http://laptopblue.vn

Thermal Block Diagram

Audio Block Diagram

