


		Title : Block Diagram	
ASUSTeK COMPUTER INC. N64		Engineer: Leon	
Size C	Project Name U35JC	Rev 1.0	
Date: Tuesday, March 02, 2010		Sheet 1	of 60



PCH_IBEX
GPIO

PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	Native	GPIO0	EXT PU	+3VS
GPIO 01	Native	GPIO1	INT PU, EXT PU	+3VS
GPIO [2:5]	Native	PCI_INT[E:H]#	EXT PU	+3VS
GPIO 06	GPI	DGPU_HPD_INTR#_R	INT PU, EXT PU	+3VS
GPIO 07	GPI	USB3_SMI#	INT PU, EXT PU	+3VS
GPIO 08	GPI	EXT_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	-	EXT PU	+3VSUS
GPIO 10	Native	-	EXT PU	+3VSUS
GPIO 11	GPI	EXT_SCI#	EXT PU	+3VSUS_ORG
GPIO 12	Native	-	-	-
GPIO 13	Native	HDA_DOCK_RST#	INT PD	-
GPIO 14	Native	-	-	+3VSUS
GPIO 15	GPO	BT_LED	INT PD	-
GPIO 16	GPO	DGPU_HOLD_RST#	-	-
GPIO 17	GPI	DGPU_PWROK	EXT PD & INT PU	GND
GPIO 18	Native	CLK_REQ1_TV#	EXT PU	+3VS
GPIO 19	Native	SATA1GP	EXT PU	+3VS
GPIO 20	Native	CLKREQ2#_WLAN	EXT PD	GND
GPIO 21	Native	SATA0GP	EXT PU	+3VS
GPIO 22	GPO	WLAN_LED	-	-
GPIO 23	Native	LPC_DRQ#1	INT PU	-
GPIO 24	GPO	USB20_SEL	-	-
GPIO 25	Native	CLKREQ3_NEWCARD#	EXT PU	+3VSUS_ORG
GPIO 26	GPI	CLKREQ4_USB	EXT PD	GND
GPIO 27	Native	VRM_EN	INT PU	-
GPIO 28	GPO	WLAN_ON#	INT PU	-
GPIO 29	Native	ME_PM_SLP_LAN#_PCH	-	-
GPIO 30	GPO	ME_SusPwrDnAck	EXT PU	+3VSUS_ORG
GPIO 31	GPI	ME_AC_PRESENT_PCH	EXT PU	+3VSUS_ORG
GPIO 32	GPI	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPI	HDA_DOCK_EN#	EXT PD, INT PU	GND
GPIO 34	Native	GPIO34	EXT PU	-
GPIO 35	Native	SATA_CLK_REQ#	EXT PD	-
GPIO 36	GPO	dGPU_PWR_EN#_GPIO36	-	-
GPIO 37	GPI	DGPU_PRSTNT#	-	-
GPIO 38	GPI	PCB_ID0	EXT PD	-
GPIO 39	GPI	PCB_ID1	EXT PD	-
GPIO 40	Native	-	EXT PU	+3VSUS
GPIO 41	Native	-	EXT PU	+3VSUS
GPIO 42	Native	-	EXT PU	+3VSUS
GPIO 43	Native	-	EXT PU	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU	+3VSUS_ORG
GPIO 45	Native	CLK_REQ6#	EXT PD, INT PU	+3VSUS_ORG
GPIO 46	Native	CLK_REQ7#	EXT PU	+3VSUS_ORG
GPIO 47	Native	CLKREQ_PEG#_R	EXT PU/PD	+3VSUS_ORG
GPIO 48	Native	GPIO48	EXT PU	+3VS
GPIO 49	GPO	PCH_TEMP_ALERT#	EXT PU	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU	+3VS
GPIO 51	Native	PCI_GNT1#	INT PU	-
GPIO 52	GPO	dGPU_SELECT#_GPIO52	-	+3VS
GPIO 53	Native	-	INT PU	-
GPIO 54	Native	PCI_REQ3#	EXT PU	+3VS
GPIO 55	Native	PCI_GNT3#	EXT PU, INT PU	+3VS
GPIO 56	Native	CLKREQ_GLAN#	EXT PD	GND
GPIO 57	GPO	BT_ON	-	-
GPIO 58	GPI	SML1_CLK	EXT PU	+3VSUS_ORG
GPIO 59	Native	-	EXT PU (Not used)	+3VSUS
GPIO 60	Native	SML0ALERT#	EXT PU	+3VSUS_ORG
GPIO 61	Native	PM_SUS_STAT#	-	-
GPIO 62	Native	SUS_CLK	-	-
GPIO 63	Native	SLP_S5#	-	-
GPIO 64	Native	CLK_OUT0	INT PD	-
GPIO 65	Native	CLK_OUT1	INT PD	-
GPIO 66	GPO	CLK_OUT2	INT PD	-
GPIO 67	GPO	CLK_OUT3	-	-
GPIO 72	Native	PW_BATLOW#	EXT PU, INT PU	+3VSUS_ORG
GPIO 73	Native	CLK_REQ0#	INT PU	+3VSUS_ORG
GPIO 74	Native	SML1ALERT#	EXT PU	+3VSUS_ORG
GPIO 75	GPI	SML1_DAT	EXT PU	+3VSUS_ORG

EC GPIO	Use As	Signal Name
GPIO0	PMW_LED#	PMW_LED#
GPIO1	CHG_LED#	CHG_LED#
GPIO2	CHG_FULL_LED#	CHG_FULL_LED#
GPIO3	-	-
GPIO4	LCD_BL_PWM	LCD_BL_PWM
GPIO5	FAN_PWM	FAN_PWM
GPIO6	-	-
GPIO7	-	-
GPIO8	-	-
GPIO9	BATSEL_0	BATSEL_0
GPIO10	BATSEL_1	BATSEL_1
GPIO11	ME_AC_PRESENT_EC	ME_AC_PRESENT_EC
GPIO12	SMB0_CLK	SMB0_CLK
GPIO13	SMB0_DAT	SMB0_DAT
GPIO14	A20GATE	A20GATE
GPIO15	RCIN#	RCIN#
GPIO16	PM_RSMRST#	PM_RSMRST#
GPIO17	Clock_select_uc	Clock_select_uc
GPIO18	SMB1_CLK	SMB1_CLK
GPIO19	SMB1_DAT	SMB1_DAT
GPIO20	PM_PWRBTN#	PM_PWRBTN#
GPIO21	AC_IN_OC#	AC_IN_OC#
GPIO22	OP_SD#	OP_SD#
GPIO23	BAT1_IN_OC#	BAT1_IN_OC#
GPIO24	RFON_SW#	RFON_SW#
GPIO25	PWRLIMIT#	PWRLIMIT#
GPIO26	PM_SUSC#	PM_SUSC#
GPIO27	BUF_PLT_RST#	BUF_PLT_RST#
GPIO28	EXT_SCI#	EXT_SCI#
GPIO29	EXT_SMI#	EXT_SMI#
GPIO30	LCD_BACKOFF#	LCD_BACKOFF#
GPIO31	FAN0_TACH	FAN0_TACH
GPIO32	HDMI_HP_EC	HDMI_HP_EC
GPIO33	-	-
GPIO34	-	-
GPIO35	-	-
GPIO36	-	-
GPIO37	PWR_SW#	PWR_SW#
GPIO38	-	-
GPIO39	LID_SW#	LID_SW#
GPIO40	MARATHON#	MARATHON#
GPIO41	-	-
GPIO42	VSUS_ON	VSUS_ON
GPIO43	VCCP_DV0	VCCP_DV0
GPIO44	VCCP_DV1	VCCP_DV1
GPIO45	TP_CLK	TP_CLK
GPIO46	TP_DAT	TP_DAT
GPIO47	THRO_CPU	THRO_CPU
GPIO48	PCH_SPI_OV	PCH_SPI_OV
GPIO49	ME_SusPwrDnAck_EC	ME_SusPwrDnAck_EC
GPIO50	PM_SUSB#	PM_SUSB#
GPIO51	-	-
GPIO52	-	-
GPIO53	PM_CLKRUN#	PM_CLKRUN#
GPIO54	GPX_VR_ON	GPX_VR_ON
GPIO55	CHG_EN	CHG_EN
GPIO56	SUSC_EC#	SUSC_EC#
GPIO57	SUSB_EC#	SUSB_EC#
GPIO58	NUM_LED#	NUM_LED#
GPIO59	CAP_LED#	CAP_LED#
GPIO60	VGA_ALERT#	VGA_ALERT#
GPIO61	SUS_PWRGD	SUS_PWRGD
GPIO62	ALL_SYSTEM_PWRGD	ALL_SYSTEM_PWRGD
GPIO63	VRM_PWRGD	VRM_PWRGD
GPIO64	PCH_TEMP_ALERT#	PCH_TEMP_ALERT#
GPIO65	CPU_ISENSE	CPU_ISENSE
GPIO66	GPU_ISENSE	GPU_ISENSE
GPIO67	VCORE_CMSET	VCORE_CMSET
GPIO68	CPU_VRON	CPU_VRON
GPIO69	PM_PWROK	PM_PWROK
GPIO70	VSET_EC	VSET_EC
GPIO71	ISET_EC	ISET_EC
GPIO72	CPU_DV0	CPU_DV0
GPIO73	CPU_DV1	CPU_DV1

EC
IT8570

PCIE 1	
PCIE 2	Minicard WLAN
PCIE 3	
PCIE 4	USB 3.0
PCIE 5	
PCIE 6	GLAN
PCIE 7	
PCIE 8	

SATA 0	SATA HDD (1)
SATA1	
SATA4	
SATA5	

USB 0	USB Port (1)
USB 1	Card Reader(2.0)
USB 2	USB Port (3)
USB 3	
USB 4	
USB 5	
USB 6	
USB 7	
USB 8	WiFi/WiMax
USB 9	Camera
USB 10	
USB 11	
USB 12	Bluetooth
USB 13	


SM_BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(ICS9LV3162BKLF1)	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
INA219AIDCNR(CPU)	x1000000 (40)
INA219AIDCNR(VGA)	x1000001 (41)

Device Identification

CPU Thermal Sensor P/N:		component name
1st	06G073050010	Current/Power Monitor
S		
S		

Clock Gen P/N:		component name
1st	06G011604010	ICS9LRS3197
S		
S		





CFG strapping information:

CFG[1:0]: PCI Express Port Bifurcation:(Clarksfield Only)

- 11 = 1 x 16 PEG (Default)
- 10 = 2 x 8 PEG

CFG[3]: PCIe Static Numbering Lane Reversal:(Auburndale Only)

- 1:Normal Operation (Default)
- 0:Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection:(Auburndale Only)

- 1:Disabled - No Physical Display Port attached to Embedded DisplayPort
- 0:Enabled - An external Display Port device is connected to the Embedded Display Port

CFG[7]: Fixed for PCI Express 2.0 (later specifications:(Clarksfield)

Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor

For a common motherboard design (for AUB and CFB) the pull-down resistor should be used. Does not impact AUB functionality.




Unmount if Intel has fixed this issue.

Note: (Auburndale)Hardware Straps are sampled on the asserting edge of VCCPWRGOOD_0 and VCCPWRGOOD_1 and latched inside the processor.

Note: (Clarksfield)Hardware Straps are sampled after RSTIN# de-assertion.

Intel sighting #: 402607(3393727)

To drive a value of zero on CFG[0] pin use a 250 Ohm pull down resistor to Vss.



CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981

CN80617003981


CN80617003981



CN80617003981

Add Jumper to measure power?

<http://hobi-elektronika.net>

Main Board





h t t p : / / h o b i - e l e k t r o n i k a . n e t

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: Leon	
Size	Project Name	Rev	
Custom	U35JC	1.0	
Date: Tuesday, March 02, 2010		Sheet 8 of 99	

h t t p : / / h o b i - e l e k t r o n i k a . n e t

Main Board

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: Leon	
Size	Project Name		Rev
Custom	U35JC		1.0
Date: Tuesday, March 02, 2010		Sheet	9 of 99

h t t p : / / h o b i - e l e k t r o n i k a . n e t

Main Board

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: Leon	
Size	Project Name	Rev	
Custom	U35JC	1.0	
Date: Tuesday, March 02, 2010		Sheet 10 of 99	

h t t p : / / h o b i - e l e k t r o n i k a . n e t

Main Board

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: Leon	
Size	Project Name		Rev
Custom	U35JC		1.0
Date: Tuesday, March 02, 2010		Sheet	11 of 99


h t t p : / / h o b i - e l e k t r o n i k a . n e t

Main Board

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: Leon	
Size	Project Name		Rev
Custom	U35JC		1.0
Date: Tuesday, March 02, 2010		Sheet	12 of 99

h t t p : / / h o b i - e l e k t r o n i k a . n e t

Main Board




Title : NB ****

ASUSTeK COMPUTER INC. NB1Engineer: Leon


Size	Project Name	Rev
Custom	U35JC	1.0


Date: Tuesday, March 02, 2010Sheet 13 of 99


h t t p : / / h o b i - e l e k t r o n i k a . n e t
h t t p : / / l a p t o p b l u e . v n

		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: Leon	
Size A	Project Name U35JC		Rev 1.0
Date: Tuesday, March 02, 2010		Sheet	14 of 99

h t t p : / / h o b i - e l e k t r o n i k a . n e t
h t t p : / / l a p t o p b l u e . v n

		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: Leon	
Size A	Project Name U35JC		Rev 1.0
Date: Tuesday, March 02, 2010		Sheet	15 of 99






Calpella Clarksfield DDR3 SO-DIMM VREFDQ
Platform Design Guide Change Details

DDR3 Vref



Intel Document Number: 400755




h t t p : / / h o b i - e l e k t r o n i k a . n e t

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: Wendell_lo	
Size	Project Name		Rev
Custom	U35JC		1.0
Date: Tuesday, March 02, 2010		Sheet	19 of 99

RTC battery






CMOS Settings	JRST2001
Clear CMOS	Shunt
Keep CMOS	Open (Default)



TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)

HDA_SYNC: Select VCCVRM 1.5V or 1.8V



414044 Design Guide R1.11 Update: page9

GPIO33: This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.

Without connecting GPIO33, customers may not be able to override SPI flash contents.


Strap information:

HDA_SPKR: No reboot strap
Low: Disable.
High: Enable



HDA_DOCK_EN#:
1. Flash descriptor security:
Sampled low: override
Sampled high: in effect.
2. GPIO33 low on the rising edge of PWROK,
Will also disable Intel ME.

SPI_MOSI: ITPM strap.
Mount R2015: Enable
Unmount R2015: Disable(default)

MoW50 IbeXPeak JTAG requirements:




ES2 Mount :R2034, R2035, R2036, R2037, R2038, R2039, R2040, R2041, R2014.



SATA2,3:
EDS 1.0: SATA port2,port3 may not be available in all PCH SKUs.

MoW36 IbeXPeak JTAG requirements:

ES1 Enable:Mount R2034, R2035, R2036, R2037, R2040, R2041, R2014.
DNI R2038, R2039, (TDO)
ES1 Disable:Mount R2040, R2041, R2014.
DNI: others.







P27. Disabled : VCCLAN connected to GND




ME_PWROK,ME_AC_PRESENT: reserved for test.

D2207: Prevent EC drive high,
SUS_PWRGD sink low in S5-->G3






VccALVDS,VccTX_LVDS




4. Connect to +V3.3:



GNT0#,GNT1#: Boot BIOS Strap.

Boot BIOS Strap		
PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved
1	1	SPI (PCH)


Sampled on rising edge of PWROK.






GNT3#: A16 swap override Strap/ Top-Block swap override jumper


Low=Enabled A16 swap override/
Top-Block swap override


High=Default











5




Thermal

[G50J] FM2010,GAME LED,



VGA Thermal


Layout note:




R2916,R2917:as close as possible to the net FSLC of RX2907.







VDD_ICS: 5pin --> 0.1uF to each pin^{+VDD-1.05}
put it at pin15,18





VDD_ICS: 5pin --> 0.1uF to each pin^{+VDD_ICS}
put it at pin1,17,24





VDD_3.3_ICS: 5pin -->0.1uF to each pin
put it at pin5,29




R1.10-11





Layout note:
For U33JT ESD,place near J3103

Touch-Pad Conn.




UL30JT,UL33JT colay for ME request.


IF=5mA
VF Min. 2.55V
VF Max. 3.25V
ICH9 Sink
Current Max
6mA

WireLess/BT LED

```
IF=5mA
VF Min. 2.55V
VF Max. 3.25V
```




WirelessLAN & Bluetooth Status LED



Layout note:
For UL30JT ESD,place near J3102


Thermal Policy





h t t p : / / h o b i - e l e k t r o n i k a . n e t . v n

h t t p : / / h o b i - e l e k t r o n i k a . n e t

Control Signal from PCH



GPIO17 21,25 DGPU_PWROK



h t t p : / / h o b i - e l e k t r o n i k a . n e t . v n

h t t p : / / h o b i - e l e k t r o n i k a . n e t . v n

h t t p : / / h o b i - e l e k t r o n i k a . n e t

h t t p : / / h o b i - e l e k t r o n i k a . n e t


h t t p : / / h o b i - e l e k t r o n i k a . n e t





h t t p : / / h o b i - e l e k t r o n i k a . n e t



h t t p : / / h o b i - e l e k t r o n i k a . n e t . v n

h t t p : / / h o b i - e l e k t r o n i k a . n e t

LPC Debug Port














h t t p : / / h o b i - e l e k t r o n i k a . n e t


Main Board



h t t p : / / h o b i - e l e k t r o n i k a . n e t


Main Board

CPU Thermal Sensor




R1.10-10


PWM Fan



HDD (1st)



USB ports



h t t p : / / h o b i - e l e k t r o n i k a . n e t

		Title :MINICARD(WLAN)	
ASUSTeK COMPUTER INC. N96		Engineer: Leon	
Size C	Project Name U35JC		Rev 1.0
Date: Tuesday, March 02, 2010		Sheet	53 of 99

h t t p : / / h o b i - e l e k t r o n i k a . n e t


Main Board

h t t p : / / h o b i - e l e k t r o n i k a . n e t


Main Board

h t t p : / / h o b i - e l e k t r o n i k a . n e t

Main Board




POWER GOOD DETECTOR



h t t p : / / h o b i - e l e k t r o n i k a . n e t


Main Board

Battery Connector






081111 -> 090604:
1. Change D6005 from DF5A6.8FU to IP4223-CZ6 for cost down and integration.

Layout note:
Battery connector colay for UL30JT & U33JT.











For EMI close to connector




A/D connector



h t t p : / / h o b i - e l e k t r o n i k a . n e t


Main Board

EMI spring for U33JT




Screw Hole & SMT Nut


FAN NUT




GPU





CPU




固定孔





5/5换成B7T9的screw hole



PAD: B7T7



PAD: B9T9



h t t p : / / h o b i - e l e k t r o n i k a . n e t

Main Board


h t t p : / / h o b i - e l e k t r o n i k a . n e t

h t t p : / / h o b i - e l e k t r o n i k a . n e t
h t t p : / / l a p t o p b l u e . v n

				A
Title				
<Title>				
Size	Document Number		Rev	
A	U35JC		1.0	
Date:	Tuesday, March 02, 2010	Sheet	68 of 99	

h t t p : / / h o b i - e l e k t r o n i k a . n e t

0.3B Beta







Title : USB 3.0_NEC (2)


ASUSTeK COMPUTER INC. NB4**Engineer:** Leon


Size	Project Name	Rev
A3	U35JC	1.0

Date: Tuesday, March 02, 2010**Sheet** 69 **of** 99





PCIEB_RPM7	C7061	1	2	0.1U/16V	PCIEG_TXN7
PCIEB_RPM7	C7062	1	2	0.1U/16V	PCIEG_TXP7
PCIEB_RPM6	C7063	1	2	0.1U/16V	PCIEG_TXN6
PCIEB_RPM6	C7064	1	2	0.1U/16V	PCIEG_TXP6
PCIEB_RPM5	C7065	1	2	0.1U/16V	PCIEG_TXN5
PCIEB_RPM5	C7066	1	2	0.1U/16V	PCIEG_TXP5
PCIEB_RPM4	C7067	1	2	0.1U/16V	PCIEG_TXN4
PCIEB_RPM4	C7068	1	2	0.1U/16V	PCIEG_TXP4
PCIEB_RPM3	C7069	1	2	0.1U/16V	PCIEG_TXN3
PCIEB_RPM3	C7070	1	2	0.1U/16V	PCIEG_TXP3
PCIEB_RPM2	C7071	1	2	0.1U/16V	PCIEG_TXN2
PCIEB_RPM2	C7072	1	2	0.1U/16V	PCIEG_TXP2
PCIEB_RPM1	C7073	1	2	0.1U/16V	PCIEG_TXN1
PCIEB_RPM1	C7074	1	2	0.1U/16V	PCIEG_TXP1
PCIEB_RPM0	C7075	1	2	0.1U/16V	PCIEG_TXN0
PCIEB_RPM0	C7076	1	2	0.1U/16V	PCIEG_TXP0








LVDS




HDMI



DP1



http://hobi-elektronika.net



U7001H

IFPE_PLLVDD
IFPE_ISET

IFPE_AUX_12CY_SDA_N
IFPE_AUX_12CY_SCL

IFPE_L3_N
IFPE_L3_P

IFPE_L2_N
IFPE_L2_P

IFPE_L1_N
IFPE_L1_P


IFPE_L0_N
IFPE_L0_P

GPIO15







R7307
10kOhm

R7398
1kOhm
1%

NT11M-GET







h t t p : / / h o b i - e l e k t r o n i k a . n e t
h t t p : / / l a p t o p b l u e . v n

				A
Title				
<Title>				
Size	Document Number		Rev	
A	U35JC		1.0	
Date:	Tuesday, March 02, 2010	Sheet	77 of 99	


h t t p : / / h o b i - e l e k t r o n i k a . n e t


h t t p : / / h o b i - e l e k t r o n i k a . n e t

CPU_DV0	CPU_DV1	+V CORE
L	L	VID - 24.8mV
L	H	VID - 19.2mV
H	L	VID - 5.6mV
H	H	VID

DYNAMIC_VCORE_DV	+V CORE
L	VID
H	VID+ 40mV (when Vid=1.0V)


http://www.asustek.com.tw






Power stage	
+5VSUS:	+3VSUS:
1. I/P Current:	1.I/P Current:
$I_{in}=V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.96A$	$I_{in}=V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.96A$
2. Ripple Current:	2.Ripple Current:
$I_{rip} = 2.61A$	$I_{rip} = 1.55A$
3. Ripple Voltage:	3.Ripple Voltage:
$ESR/1 = 45m\Omega$ $V = 117.45mV$	$ESR/1 = 45m\Omega$ $V = 69.75mV$
4. Inductor Spec:	4.Inductor Spec:
$I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36m\Omega$	$I_{sat} = 6.2A$ $I_{dc} = 4.6A$ $DCR = 36m\Omega$
5.MOSFET Spec:	
H-side MOSFET: FDMC8884	
$R_{ds}(ON) = 30m\Omega$ $I_{cont} = 9A$ $I_{peak} = 15A$	$(V_{gs} = 4.5 V)$ $(T = 25 ^\circ C)$ $(Pause = 10 us)$
L-side MOSFET: FDMC8884	
$R_{ds}(ON) = 30m\Omega$ $I_{cont} = 9A$ $I_{peak} = 15A$	$(V_{gs} = 4.5 V)$ $(T = 25 ^\circ C)$ $(Pause = 10 us)$

Controller	
+5V _{VSUS} :	+3.V _{VSUS}
1. Voltage & Current:	1.Voltage& Current:
+5V _{VSUS} : 5V / 4A	+3V _{VSUS} : 3.3V / 4A
2. Frequency:	2.Frequency:
F=300KHZ	F=375KHZ
3. OCP:	3.OCP:
Set R8116=357 Kohm I _{ocp} =5uA* R _{ocp} /10*R _{ds(on)} I _{ocp} =6A	Set R8109=357KOhm I _{ocp} =5uA* R _{ocp} /10*R _{ds(on)} I _{ocp} =6A
4. Soft start time:	
The Soft Start duration is 2ms	
5.Inrush Current:	4.Inrush Current:
C total = 100 uF I _{inrush} =C*V _{out} /SS_time I _{inrush} = 0.25 A	C total = 100 uF I _{inrush} =C*V _{out} /SS_time I _{inrush} = 0.165 A



+VTT_CPU!&+VTT_PCH!&+LDOVS_POWER_SUPPLY



VCCP_DV0	VCCP_DV1	+VTT_CPU
L	L	1.000V
L	H	1.016V
H	L	1.0375V
H	H	1.0535V

PT8215	TPC28T	PT8201	TPC28T	PT8208	TPC28T
+5VS T	1	+VTT CPU VQ	1	+VTT CPU VQ	1
PT8217	TPC28T	PT8202	TPC28T	PT8209	TPC28T
WCOP DV0	1	+VTT CPU VQ	1	+VTT CPU VQ	1
PT8219	TPC28T	PT8203	TPC28T	PT8210	TPC28T
WCOP DV1	1	+VTT CPU	1	+VTT CPU	1
PT8216	TPC28T	PT8204	TPC28T	PT8211	TPC28T
+VTT CPU PWGRD	1	+1.05VS		+VTT POH	1
		PT8205	TPC28T	PT8212	TPC28T
		+1.05VS		+VTT POH	1
		PT8206	TPC28T	PT8213	TPC28T
		GND		GND	
		PT8207	TPC28T	PT8214	TPC28T
		GND		GND	

Power stage

+VTT_CPU:

- 1. I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.33A$
2. Ripple Current:
 $I_{rip} = 9.18A$
3. Ripple Voltage:
 $ESR/2 = 7.5m\Omega$
 $V = 68.85mV$
4. Inductor Spec:
 $I_{sat} = 29.1A$
 $I_{dc} = 26A$
 $DCR = 1m\Omega$
5. MOSFET Spec:
H-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)

L-side MOSFET: RJK0353DPA

Rds(ON)=7.6mohm (Vgs=4.5 V)
I cont = 35A (T=25 °C)
I peak =140 A (Pause=10 us)

Controller

+VTT_CPU:


1. Voltage & Current:
+VTT_CPU: 1.05V / 15A
2. Frequency:
F=300KHZ
3. OCP:
Set R8202=4.99 Kohm
 $I_{ocp}=R_{ocp} \cdot 20\mu A / R_{ds(on)}$
Iocp=26A
4. Soft start time:
The SS duration is 1.35ms
5. Inrush Current:
C total = 440 uF
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.342 A$

<Variant Name>



http://hobi-elektronika.net

+1.5V & +0.75VS POWER SUPPLY



Change PR8301 to 22.1k and mount PR8328 can make this table work well.

VCCP_DV0	VCCP_DV1	+1.5V
L	L	1.428V
L	H	1.451V
H	L	1.478V
H	H	1.500V

Power stage

DDR III:

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.22A$
- Ripple Current:**
 $I_{rip} = 4.62A$
- Ripple Voltage:**
 $ESR \cdot I = 15mohm$
 $V = 69.3mV$
- Inductor Spec:**
 $I_{sat} = 12.7A$
 $I_{dc} = 9.5A$
 $DCR = 8.5mohm$
- MOSFET Spec:**
H-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5mohm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)
L-side MOSFET: RJK0355DPA
 $R_{ds(ON)} = 16.5mohm$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25^\circ C$)
 $I_{peak} = 120A$ (Pause = 10 us)


Controller

DDR III:

- Voltage & Current:**
+1.5V: 1.5V / 10A
+0.75V: 0.75V / 1A
- Frequency:**
 $F = 300KHZ$
- OCF:**
 Set R8302=12 Kohm
 $I_{ocp} = R_{ocp} \cdot 20uA / R_{ds(on)}$
 $I_{ocp} = 14.3A$
- Soft start time:**
 The Soft Start duration is 1.35ms
- Inrush Current:**
 $C_{total} = 220uF$
 $I_{inrush} = C \cdot V_{out} / SS_time$
 $I_{inrush} = 0.244A$

- PT8300 TPC28T
- PT8301 TPC28T
- PT8302 TPC28T
- PT8303 TPC28T
- PT8304 TPC28T
- PT8305 TPC28T
- PT8306 TPC28T
- PT8307 TPC28T
- PT8308 TPC28T
- PT8309 TPC28T

<http://hobi-elektronika.net>
+1.8VS POWER SUPPLY



+1.8VS @ 2A

1. Supply Voltage:
VIN = 3.3V (2.6V ~ 5.5V)
2. Supply Voltage:
VOUT = 1.8V / 2A
3. Current Limit:
I limit = 3.2A
4. Continue Current:
I cont = 1A
5. Feedback Voltage:
VFB = 0.8V
6. Switching Frequency:
Rrt = 330 Kohm
Fsw = 1000KHz

PT8404 TPC28T	PT8400 TPC28T
+1.8VS PWRGD 1	+1.8VO 1
PT8401 TPC28T	PT8402 TPC28T
+1.8VS 1	GND 1
PT8403 TPC28T	GND 1

<Variant Name>

ASUS		Title : POWER_I/O_+1.8VS	
ASUSTeK COMPUTER INC. NB		Engineer: Morris/Sting	
Size B	Project Name	Rev 2.00	
Date: Friday, April 09, 2010	U35JC	Sheet 84 of 99	


Power stage
NVDD: 1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.11A$ 2. Ripple Current: $I_{rip} = 6.4A$ 3. Ripple Voltage: $ESR/2 = 7.5mohm$ $V = 48mV$ 4. Inductor Spec: $I_{sat} = 26A$ $I_{dc} = 17.5A$ $DCR = 4.2mohm$ 5. MOSFET Spec: H-side MOSFET: RJK0355DPA $R_{ds(ON)} = 16.5mohm$ ($V_{gs} = 4.5V$) $I_{cont} = 30A$ ($T = 25^\circ C$) $I_{peak} = 120A$ (Pause $\approx 10us$) L-side MOSFET: RJK0353DPA $R_{ds(ON)} = 7.6mohm$ ($V_{gs} = 4.5V$) $I_{cont} = 35A$ ($T = 25^\circ C$) $I_{peak} = 140A$ (Pause $\approx 10us$)


Controller
NVDD: 1. Voltage & Current: +NVDD: 0.95V / 15A 2. Frequency: $F = 300KHZ$ 3. OCP: Set R8504 = 7.5 Kohm $I_{OCP} = R_{OCP} \cdot 20uA / R_{ds(on)}$ $I_{OCP} = 20A$ 4. Soft start time: The Soft Start duration is 1.35ms 5. Inrush Current: $C_{total} = 440uF$ $I_{inrush} = C \cdot V_{out} / SS_time$ $I_{inrush} = 0.310A$


MCP_CORE_VDD0	PT8511	TPC28T	PT8503	TPC28T
MCP_CORE_VDD1	PT8513	TPC28T	PT8504	TPC28T
GPU_PWRON_1.8VSG & 3.3VSG	PT8510	TPC28T	PT8500	TPC28T
NVDD_PWRGD	PT8509	TPC28T	PT8507	TPC28T
NVDD_SENSE	PT8512	TPC28T	PT8508	TPC28T
			PT8501	TPC28T
			PT8502	TPC28T
			PT8505	TPC28T
			PT8506	TPC28T
				GND

<Variant Name>


ASUS		Title : POWER_I/O_NVDD	
ASUSTeK COMPUTER INC. NBI		Engineer: Morris/Sting	
Size	Project Name	U35JC	Rev
Custom			2.00
Date: Friday, April 09, 2010	Sheet	85	of 99






<Variant Name>	
	Title : POWER_VXGFX_CORE
<OrgName>	Engineer: Morris/Sting
Size Custom	Project Name U35JC
Date: Friday, April 09, 2010	Rev 2.00
Sheet 86 of 99	

h t t p : / / h o b i - e l e k t r o n i k a . n e t . v n

<Variant Name>		
		Title :
<OrgName>		Engineer:
Size	Project Name	Rev
Custom		1.1
Date: Friday, April 09, 2010 Sheet 87 of 99		




Battery Cells

BATSEL_1	BATSEL_0	CELLS
H	H	2 CELLS
L	H	2 CELLS
H	L	3 CELLS
L	L	4 CELLS


Charger IC and EC Code correlation sheet :
 Charger MAX8725 => EC CODE : 200
 Charger MAX17015 => EC CODE : 201
 Charger MB39A132 => EC CODE : 202

h t t p : / / h o b i - e l e k t r o n i k a . n e t

<Variant Name>			
		Title :	
<OrgName>		Engineer:	
Size	Project Name		Rev
Custom			1.1
Date: Friday, April 09, 2010		Sheet 89 of 99	

h t t p : / / h o b i - e l e k t r o n i k a . n e t


<Variant Name>

		Title :	
ASUSTeK COMPUTER INC. NB		Engineer:	
Size	Project Name		Rev
Custom			1.1
Date: Friday, April 09, 2010		Sheet 90 of 99	


SUSB#_PWR POWER

http://hobi-elektronika.net

SUSC#_PWR POWER



81,82,84 SUSB#_PWR



81,83 SUSC#_PWR

PT9100	TPC28T	PT9104	TPC28T
+1.5VS	1	+3V	1
PT9101	TPC28T	PT9105	TPC28T
+3VS	1	+5V	1
PT9102	TPC28T	PT9106	TPC28T
+5VS	1	+12V	1
PT9103	TPC28T		
+12VS	1		

<Variant Name>

ASUS		Title :POWER_LOAD SWITCH	
ASUSTeK COMPUTER INC. NB		Engineer: Morris/Sting	
Size	Project Name	Rev	
B	U35JC	2.00	
Date: Friday, April 09, 2010	Sheet	91	of 99

Total count: 27 pcs

h t t p : / / h o b i - e l e k t r o n i k a . n e t

Title			
<Title>			
Size	Document Number		Rev
A	U33JC		1.1
Date:	Friday, April 09, 2010		Sheet 92 of 99







Rev	Date	Description
1.00	01/08 '2010	First Release!
1.10	01/20 '2010	01. Swap Debug Connect, page 44 02. Modify circuit for AZWAVE/INTEL WiFi minicard, page 61 03. Mount EDID resistor fro MODS, R3532, R3533, R3590, R3591, page 35 04. Check Strap[0,1,2] setting for MP GPU, page 72
	01/22 '2010	05. Remove LVDS_GPU_SW/SW#, remove R3564, R3567, R3571, R3596, Q3552, page 35 06. Change CPU_DV0/CPU_DV1 to GPJ4/GPJ5, page30 07. Change VCCP_DV0/VCCP_DV1 to GPF2/GPF3, page30 08. Change MARATHON# to GPE7, page30
	01/27 '2010	09. Change LVDS CONN, page45 10. Check thermal sensor on PR, page50 11. XTAL 14.318MHz C2913, C2914 to 18PF, page29 12. Refer K72F to modify ICS9LV3162B circuit, page 29 13. XTAL 27MHz C7308, C7309 to 27PF, page73 14.Change CLK_OC to Clock_select_uc, page 30 15.Change EC GPG2/GPG6 from CLK_STRAP[0,1] to T3019/T3020, paage 30 16.Change EC GPE5 from CLK_OC to T3021, paage 30

[M61JA] R1.0 => R1.1

- Follow E.E RC delay
+5v R9107 100K change to 68K
+3v R9106 200K change to 121K
+1.5v R8306 49.9K change to 68K
+5VS R9104 200K change to 68K
+3VS R9103 200K change to 121K
+1.8VS R8401 33.2K change to 121K
+1.5VS R9102 470K change to 390K
+1.05VS R8252 39K change to 200K
+0.75VS R8312 0 change to 2.49K C8310 0.1U change to 2.2U
- VR_VID0~2 pull high 1K VR_VID6 pull low 1K.
- U8401 RT8015A change to RT8015B
- Reserve GVR_VID0~VID6 pull high and low resistor R8627~R8633
- Reserve R8517~R5720 pull high & pull low resistor for MCP_CORE_VID
- page86 component option change to ARD (CFD no stuff)
- R8004 option change to CFD & R8049 change to ARD(For IMON)
- Change RN8801A RN8801B(layout request)
- R8517 R8519 change to stuff
- R8406 13K change to 12K
- CE8005 no stuff , CE8007 stuff
- C8403 C8406 size 0603 change to 0805
- R8213 R8305 ohm change to 2.2 ohm
- R8621~R8633 stuff 1K ohm
- R8512 change form 200K to 33K ohm
- VTT_PCH component option change to CFD
- Delete U8502 & GPU_PWRON signal change to GPU_PWRON_1.8VSG_&_3.3VSG
- L8601 1uH => 0.56uH , C8608 0.01uF/50 => 0.01uF/16V , R8621 43K => 36K , C8617 =>0.1uF/16V 1uF/10V , C8607 68pF/50V => 33pF/50V , R8625 10K => 18.7K , R8613 3.6K => 4.02K
- R8057 change form 10K to 2.05K
- Add Q8007 & Q8008 form thermal issue

		Title : System History	
ASUSTeK COMPUTER INC. NB		Engineer:	
Size Custom	Project Name U35JC		Rev
Date: Friday, April 09, 2010		Sheet	96 of 99





M52J Power-On Sequence Timing Diagram Rev.0.31

