

# Winery13 CALPELLA DIS N11M-GE1 Schematics

## uFCPGA Mobile Arrandale

Intel Ibex Peak-M

2010-01-13

REV : A00

*DY : Nopop Component*

*UMA : Pop when schematic is UMA*

*DIS : Pop when schematic is DIS*

# Winery CALPELLA Block Diagram

## PCB LAYER

- L1: Top  
L2: GND  
L3: Signal  
L4: Signal  
L5: VCC  
L6: Signal  
L7: GND  
L8: Bottom

**Clock Generator**  
**SLG8SP585**

**Nvidia**  
**N11M-GE1(40nm)**

100MHz/  
2.5Gbps  
PCle x 16  
Bandwidth  
: 8GB

*Intel CPU*

*Arrandale*

8,9,10,11,12,13,14

1, 12, 13, 14

**Intel**  
**PCH**

**14 USB 2.0/1.1 ports**  
**ETHERNET (10/100/1000Mb)**  
**High Definition Audio**  
**SATA ports (6)**  
**PCI-E ports (8)**  
**LPC I/F**  
**ACPI 1.1**  
**PCI/PCI BRIDGE**

20, 21, 22, 23, 24, 25, 26,

Project code : 91.4EX01.001  
Part Number : 48.4EX01.001  
PCB P/N : 09288  
Revision : A00

**CPU DC/DC**  
**ISL62883** <sup>47,48</sup>

INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC  
RT8205B 46

INPUTS	OUTPUTS
+PWR_SRC	+15V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

SYSTEM DC/DC  
TPS51116 50

INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VT +V_DDR_REF

SYSTEM DC/DC  
ADP3211 53

INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFXCORE

SYSTEM DC/DC  
TPS51218 86

INPUTS	OUTPUTS
+PWR_SRC	+VCC_GFX_CORE

CHARGER  
BQ24745

INPUTS	OUTPUTS
+DC_IN +PRATT	+PWR_SRC

SYSTEM DC/DC  
TPS51218 49

INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT


LDO  
APL5930

INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN


LDO  
RT9025

INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN_GPU

1st Samsung

		<b>Wistron Corporation</b> 21F, 8th, Sec.1, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		<b>Block Diagram</b>	
Size	Document Number	Rev	
Custom			
<b>Winery13 MB DIS</b>			<b>A00</b>
Date:	Wednesday, January 13, 2010	Sheet	2 of 88


<http://laptop-motherboard-schematic.blogspot.com/>



1st Samsung

<b>DELL</b>			<b>Wistron Corporation</b>		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title: <b>Power Block Diagram</b>					
Size: Custom	Document Number: <b>Winery13 MB DIS</b>				Rev: <b>A00</b>
Date: Wednesday, January 13, 2010		Sheet: 3		of 88	

## Switchable Graphic SMBus Block Diagram




The schematic diagram illustrates the KBC NPCE781 board's connections to four external components:

- TouchPad Conn. (68):** Connected via SRN10KJ-5-GP. Signals include PDATA, TPCLK, and TPCLK.
- Battery Conn. (44):** Connected via SRN4K7J-8-GP and SRN100J-3-GP. Signals include SCL, SDA, BAT\_SCL, BAT\_SDA, PBAT\_SMBCLK1, and PBAT\_SMBDAT1. The SMBus address is 12.
- Thermal (39):** Connected via SRN4K7J-8-GP and 2N7002DW-1-GP. Signals include THERM\_SCL, THERM\_SDA, and THERM\_SDA.
- Capacity Board (0A):** Connected via SRN4K7J-8-GP and 2N7002DW-1-GP. Signals include THERM\_SCL, THERM\_SDA, and THERM\_SDA.


The board also features a +3.3V\_RTC\_LDO and a +3.3V\_RUN power supply.

<http://laptop-motherboard-schematic.blogspot.com/>

## Thermal Block Diagram



## Audio Block Diagram



Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> <b>Default Mode:</b> Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor. Intel suggest 1K resistor (Fonseca)
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	<b>Default Mode:</b> Internal pull-up. <b>Low (0) = Top Block Swap Mode</b> Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	<b>High (1) = Integrated VRM is enabled</b> <b>Low (0) = Integrated VRM is disabled</b> <b>Note:</b> CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	<b>Default (SPI):</b> Leave both GNT0# and GNT1# floating. No pull up required. <b>Boot from PCI:</b>  <b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor. Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating.
GNT2#/GPIO53	<b>Default - Internal pull-up.</b> <b>Low (0) =</b> Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	<b>Enable Intel Anti-Theft Technology:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Intel Anti-Theft Technology:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Intel Anti-Theft Technology:</b> Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor.[CRB has it pulled up with 1-kΩ no-stuff resistor] <b>Disable Intel Anti-Theft Technology:</b> Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	<b>Low (0)-</b> Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. <b>High (1)-</b> .Security measure defined in the Flash Descriptor will be enabled.  Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. <b>Note:</b> CRB recommends 1-kΩ pull-down for FD Override. There is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	<b>Low (0)-</b> Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality <b>High (1)-</b> .Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality <b>Note:</b> This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	<b>Default = Do not connect (floating). Internal pull-up.</b> <b>High(1) =</b> Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. <b>Low (0) =</b> Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	<b>Embedded DisplayPort Presence</b>	<b>1:</b> Disabled - No Physical Display Port attached to Embedded DisplayPort. <b>0:</b> Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	<b>PCI-Express Static Lane Reversal</b>	<b>1:</b> Normal Operation. <b>0:</b> Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	<b>PCI-Express Configuration Select</b>	<b>1:</b> Single PCI-Express Graphics <b>0:</b> Bifurcation enabled	1


## PCIE Routing

LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	MiniCard WWAN
LANE5	New Card

## USB Table

USB	
Pair	Device
0	USB1
1	USB for ESATA
2	USB2
3	RESERVE
4	WLAN
5	WWAN
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Card Reader
10	Biometric
11	CAMERA
12	New Card
13	RESERVED


1st Samsung

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Table of Content</b>			
Size Custom	Document Number	Rev	
<b>Winery13 MB DIS</b>		<b>A00</b>	
Date:	Wednesday, January 13, 2010	Sheet	6 of 88









http://laptopblue.vn



**CPU (DDR)**

**Winery13 MB DIS**


Rev	
-----	--

Sheet	10	of	88
-------	----	----	----



SSID = CPU

### PROCESSOR CORE POWER 48A (Arburdale)



SC-1207-1  
pop C1243 and change size to 0603 for EMI

### CLARKSFIELD

1.1V RAIL POWER

CPU CORE SUPPLY


### POWER

CPU VIDS

SENSE LINES

CLARKUNF




### 18A



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are  
Arrandale VTT=1.05V;  
Clarkfield VTT=1.1V  
H\_VTTVID1 = Low, 1.1V  
H\_VTTVID1 = High, 1.05V

SA  
07/01 Check  
1. DPRSLPVR ??




1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hei Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title			CPU (VCC_CORE)		
Size	Document Number	Rev			
			Winery13 MB DIS A00		
Date	Created by	January 13, 2010	Sheet	12	of 88

SSID = CPU



1st Samsung

SSID = CPU



1st Samsung



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>CPU (VSS)</b>	
Size	Document Number	Rev		
		<b>Winery13 MB DIS</b>		<b>A00</b>
Date:	Wednesday, January 13, 2010	Sheet	14	of 88

h t t p : / / l a p t o p b l u e . v n

(Blanking)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A3	Document Number		Rev <b>A00</b>
Date: Wednesday, January 13, 2010	Sheet 15	of 88	

h t t p : / / l a p t o p b l u e . v n

(Blanking)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A3	Document Number		Rev <b>A00</b>
Date: Wednesday, January 13, 2010	Sheet 16	of 88	



h t t p : / / l a p t o p b l u e . v n







(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /


1st Samsung		
<div><div>DELL</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
(Reserve)		
Size Custom	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>
Date: Wednesday, January 13, 2010	Sheet 17	of 88

SSID = MEMORY





[10] M\_A\_DQS[7..0] << >>  
[10] M\_A\_DQ[83..0] << >>  
[10] M\_A\_DM[7..0] << >>  
[10] M\_A\_DQS[7..0] << >>  
[10] M\_A\_A[15..0] << >>




DW  
07/02 Reserve  
1. Added SA0\_DM1 pull-up resistor  
07/07  
2. Reserve pull-bi, lo resistor



```
[10] M_B_BS2 >>>
[10] M_B_BS0 >>>
[10] M_B_BS1 >>>
```



Note:  
If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA2  
If SA0\_DIM0 = 0, SA1\_DIM0 = 1  
SO-DIMMA SPD Address is 0xA4



```
07/05
1. LCD brightness
2. LCD Power En
3. LCD Backligh
07/07
4. Dummy R2003
```

LCDVDD EN PCH 1 **DY**  
R2003  
100KR2J-1-GF



<http://laptop-motherboard-schematic.blogspot.com/>

SSID = PCH



DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high. Low = Default

unused NV\_SLE strap

Port 0 for debug port





USB	
Pair	Device
0	USB1
1	USB for ESATA
2	USB2
3	RESERVE
4	WLAN
5	WWAN
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Card Reader
10	Biometric
11	CAMERA
12	New Card
13	RESERVED

Pull up in page 23 for layout convenience



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)




A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



Calpella Platform Design Guide  
Revision 1.6

Table 111. Overcurrent Pin Example Configuration

These OC7# pins are not used for USB overcurrent protection and should be configured as GPIOs. The unused USB ports can be left as no connect.



1st Samsung


**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**


Size: Document Number: **Winery13 MB DIS** Rev: **A00**

Date: Wednesday, January 13, 2010 Sheet 21 of 88










ME\_UNLOCK R#




07/02 Change  
1.Change R2410 to dummy





**SSID = PCH**



<http://laptop-motherboard-schematic.blogspot.com/>

<http://laptopblue.vn>

**PCH (POWER1)****Winery13 MB DIS**

Sheet 26 of 88

<http://laptop-motherboard-schematic.blogspot.com/>



**SSID = PCH**



h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung		
<b>DELL</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserve)</b>		
Size Custom	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>
Date: Wednesday, January 13, 2010 Sheet 29 of 88		

<http://laptopblue.vn>





h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung		
<b>DELL</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserve)</b>		
Size Custom	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>
Date: Wednesday, January 13, 2010 Sheet 31 of 88		




SSID = SDIO





SSID = SDIO

## SD/MMC/MMC+ Card Reader



SSID = 1394

Remove 1394




1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			CARD READER CONN	
Size	Document Number	Rev		
A3	Winery13 MB DIS	A00		
Date:	Wednesday, January 13, 2010	Sheet	33	of 88

SSID = ExpressCard

+1.5V\_CARD Max. 650mA, Average 500mA.  
+3.3V\_CARD Max. 1300mA, Average 1000mA  
+3.3V\_CARDAUX Max. 275mA



SB-1021  
pop and change L3401 to 120 ohm;  
DY R3402, R3403 for EMI



1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ExpressCard**

Size

Document Number

**Winery13 MB DIS**

Rev

**A00**

Date: Wednesday, January 13, 2010


Sheet 34 of 88

h t t p : // l a p t o p b l u e . v n

(Blank)

h t t p : // l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /


1st Samsung

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>(Reserve)</b>			
Size A3	Document Number <b>Winery13 MB DIS</b>		Rev <b>A00</b>
Date: Wednesday, January 13, 2010	Sheet 1	35 of	88

SSID = User.Interface

http://laptopblue.vn

TPM board CONN



SC-1125-I  
remove TPM AFTP

http://laptop-motherboard-schematic.blogspot.com/




h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number <b>Winery13 MB DIS</b>		Rev <b>A00</b>
Date: Wednesday, January 13, 2010		Sheet 38 of 88	


SSID = Thermal

http://laptopblue.vn

### 1. WWAN

1ST: 84.03904.P11  
2ND: 84.03904.T11

Q3905 must be near WWAN  
C3912 must be near Q3905



Layout notice:  
H\_THERMDA, H\_THERMDC routing together,  
Trace width / Spacing = 10 / 10 mil

### 2. GPU Sensor




DW  
07/23 Removed  
1. Removed SYSTEM Sensor Critical

### 3. CPU Sensor

Layout notice :  
Both VGA\_THERMDA and THERMDC routing  
10 mil trace width and 10 mil spacing.

C3901 must be near Q3901




3.HW T8 sensor ( CPU )

Layout notice :  
Both DN3 and DP3 routing 10 mil  
trace width and 10 mil spacing.

32K suspend clock output


1ST: 84.2N702.E31  
2ND: 84.2N702.D31



http://laptop-motherboard-schematic.blogspot.com/

DW

07/10 Del  
1. Not reserve S5 power source rail for EMC2102 ??



GND = Channel 1  
OPEN = Channel 3  
+3.3V = Disabled

GND = Fan is OFF  
OPEN = Fan is at 60% full-scale  
+3.3V = Fan is at 75% full-scale

GND = Internal Oscillator Selected  
+3.3V = External 32.768kHz Clock Selected

DW

07/28 Removed  
1. Removed U3902 AND gate.


1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Thermal/Fan Controller EMC2102</b>			
Size	Document Number	Rev	
Custom	<b>Winery13 MB DIS</b>	<b>A00</b>	
Date:	Wednesday, January 13, 2010	Sheet	39 of 88

SSID = User.Interface

http://laptopblue.vn

## Free Fall Sensor



http://laptop-motherboard-schematic.blogspot.com/

1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Free Fall Sensor</b>			
Size	Document Number	Rev	
Custom	<b>Winery13 MB DIS</b>	<b>A00</b>	
Date:	Wednesday, January 13, 2010	Sheet	40 of 88




h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size  
Custom

Document Number  
**Winery13 MB DIS**



Rev  
**A00**

Date: Wednesday, January 13, 2010Sheet 41 of 88

```
SSID = Reset.Suspend
```


<http://laptopblue.vn>

Remove +3.3V\_DELAY power rail 2009/05/25




<http://laptop-motherboard-schematic.blogspot.com/>

SSID = DCIN



SSID = BATT

## Batt Connector



1st Samsung



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Batt Connector**

Size  
A3

Document Number

**Winery13 MB DIS**

Rev  
A00


Date: Wednesday, January 13, 2010

Sheet 44 of 88

<http://laptopblue.vn>




```
SSID = PWR.Plane.Regulator_3V/5V
```



TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
GND	200kHz	265kHz	Operating Mode	OGA Auto Skip	Auto Skip	PWM only
VREF	245kHz	305kHz				
VREG3	300kHz	375kHz				
VREG5	365kHz	460kHz				
			EN0	Open	820kΩ to GND	GND
			Operating Mode	enable both LDOs, VCLLK on and ready to turn on switcher channels	enable both LDOs, VCLLK off and ready to turn on switcher channels	disable all circuit

1st Samsung

http://laptopblue.vn





**DELL** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Size Custom	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>
Date: Wednesday, January 13, 2010	Sheet 47 of 88	

<http://laptop-motherboard-schematic.blogspot.com/>

```
SSID = PWR.Plane.Regulator_CPU Core
```



DELL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>ISL62883_CPU_CORE_2/2</b>
-------	------------------------------


Size Custom	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>
Date: Wednesday, January 13, 2010	Sheet 48 of 88	

<http://laptop-motherboard-schematic.blogspot.com/>



SSID = PWR.Plane.Regulator\_1D05V\_VTT

## TPS51218 for +1.05V\_VTT



1st Samsung

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Heintai Wu Rd., Heiluh, Taipei Heintai Wu Rd., Heiluh, R.O.C.	
		Title: <b>TPS51218 +1.05V_VTT</b>	
Size	Document Number	Rev	
Cust	Winery13 MB DIS	A00	
Date: Wednesday, January 13, 2010	Sheet 49	of	88


http://laptopblue.vn




SSID = PWR.Plane.Regulator\_1D8V

http://laptopblue.vn

## APL5930 for +1.8V\_RUN



## RT9025 for +1.8V\_RUN\_GPU




1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,		Taipet Hsien 221, Taiwan, R.O.C.	
Title			
<b>APL5930/RT9205</b>			
Size	Document Number	Rev	
Custom			<b>A00</b>
Date: 2009/07/29, January 13, 2010			
Sheet		51	of 88

http://laptop-motherboard-schematic.blogspot.com/



SSID = CPU.GFX.Regulator



1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 321, Taiwan, R.O.C.	
Title			
<b>ADP3211 CPU GFXCORE</b>			
Size	Document Number	<b>Winery13 MB DIS</b>	Rev <b>A00</b>
Custom			
Date:	Wednesday, January 13, 2010	Sheet 53	of 88

SSID = VIDEO

Close PCH


Close GPU

SSID = Inverter


UMA/DIS LVDS DDC CLK/DAT select circuit

H=>B1 -iGPU PCH (UMA)  
L=>B0 -dGPU GPU (DIS)

[21,55] EDID\_SELECT# >>> EDID\_SELECT#




1ST: 73.03157.C0H  
2ND: 73.03157.E0J




1ST: 73.03157.C0H  
2ND: 73.03157.E0J


LVDS CONNECTOR



UMA/DIS LVDS PWM select circuit




H=>B1 -iGPU PCH (UMA)  
L=>B0 -dGPU GPU (DIS)



<http://laptop-motherboard-schematic.blogspot.com/>


INVERTER POWER



SSID = VIDEO


LCD POWER

SC-1125-2  
add mux U5446 to select LCDVDD enable signal



DGPU\_SELECT# :

H=>B1 -iGPU PCH (UMA)  
L=>B0 -dGPU GPU (DIS)





1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: <b>LCD/Inverter Connector</b>			
Size	Document Number	Rev	
Custom	<b>Winery13 MB DIS</b>		<b>A00</b>
Date: Wednesday, January 13, 2010	Sheet 54	of	88

SSID = VIDEO

http://laptopblue.vn



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A3 Document Number **CRT Connector**

Date: Wednesday, January 13, 2010 Sheet 55 of 88

Rev **A00**

http://laptop-motherboard-schematic.blogspot.com/

h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung		
<b>DELL</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
(Reserve)		
Size Custom	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>
Date: Wednesday, January 13, 2010		
Sheet 56 of 88		



h t t p : / / l a p t o p b l u e . v n

(Blank)


<http://laptop-motherboard-schematic.blogspot.com/>

1st Samsung

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>HDMI Connector</b>			
Size	Document Number		Rev.
Custom	<b>Winery13 MB DIS</b>		<b>A00</b>
Date: Wednesday, January 13, 2010		Sheet 57	of 88

SSID = Thermal

## Fan Connector




1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>FAN</b>			
Size A3	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>	
Date: Wednesday, January 13, 2010	Sheet 58	of 88	

SSID = SATA

<http://laptopblue.vn>

## SATA HDD Connector



SATA HDD Interface comment  
\*\*\*\*\*

S1:GND  
S2:RX+  
S3:RX-  
S4:GND  
S5:TX-  
S6:TX+  
S7:GND


\*\*\*\*\*

P1----- 3.3V  
P2----- 3.3V  
P3----- 3.3V  
P4:GND  
P5:GND / Dell Detected Pin  
P6:GND  
P7----- 5V  
P8----- 5V  
P9----- 5V  
P10--- GND  
P11:Dell: FFS\_INT for supported HDD  
P12:GND  
P13----- 12V  
P14----- 12V  
P15----- 12V

\*\*\*\*\*

SSID = SATA

## ODD Connector



1st Samsung


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title: <b>HDD/ODD Connector</b>	
Size: A3	Document Number: <b>Winery13 MB DIS</b>	Rev: <b>A00</b>	
Date: Wednesday, January 13, 2010	Sheet: 59	of 88	

<http://laptop-motherboard-schematic.blogspot.com/>


SSID = AUDIO

http://laptopblue.vn

## Speaker Connector




## MIC IN



Delete Audio De-pop Circuit  
2009/07/24

SSID = AUDIO

## Head Phone



Added HP circuit 2009/05/26

1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**SPEAKER/MIC/AUDIO JACK**

Size A3 Document Number  
**Winery13 MB DIS**

Date: Wednesday, January 13, 2010 Sheet 60 of 88

Rev  
**A00**


http://laptop-motherboard-schematic.blogspot.com/

h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number <b>Winery13 MB DIS</b>		Rev <b>A00</b>
Date: Wednesday, January 13, 2010	Sheet	61	of 88

SSID = Flash.ROM

SSID = RBATT

EC SPI CS#

EC SPI DI

EC\_SPI\_WP#\_R

+3.3V\_RTC\_LDO

R6201 100KR2J-1-GP

R6205 1

R6204 1

0R2J-2-GP

0R2J-2-GP

EC SPI CS#

SPI DO

EC SPI WPI#

U6203

AT25DF021-SSH-T-GP

CS#

SO

WP#

GND

KBC\_PWR

EC SPI\_HOLD#

SPI DIO

EC\_SPI\_CLK [37]

EC\_SPI\_DIO [37]

EC6201 SC4D7P50V2CN-1GP

EC6203 SC4D7P50V2CN-1GP

EC6202 SC4D7P50V2CN-1GP

EC6204 SC4D7P50V2CN-1GP

1st 72.25021.001

2nd 72.25205.B01

**A00-0104-1**  
change RCT1 from 20.D0210.102 to 20.D0075.102

+RTC\_CELL

C6202  
SC1U10V3KX-3GP

D6201  
BAT54CW-1-GP

1st 83.BAT54.B81  
2nd 83.BAT54.A81

Width=20mils

+3.3V\_RTC\_LDO

RTC\_PWR

R6202  
1KR2J-1-GP

+RTC\_VCC

AFTP6202

RTC1

FOX-CON2-7-GP

1st 20.D0075.102  
2nd 20.F0714.002

AFTP6201 +RTC\_VCC

SC-1208-1  
change R6206 from 15ohm to 0 ohm

EC6205  
SC4D7P50V2CN-1GP

EC6204  
SC4D7P50V2CN-1GP

EC6206  
SC4D7P50V2CN-1GP

AT25DF321-SU-GP

U6202

R6207  
4K7R2J-2-GP

R6206  
0R2J-2-GP

R6202  
SRN4K7J-8-GP

C6205  
SC4D7U10V3KX-GP

C6206  
SCD1U16V2KX-3GP

+3.3V\_RUN

PCH\_SPI\_CS0#

PCH\_SPI\_DI

PCH\_SPI\_DI R

PCH\_SPI\_WP#

PCH\_SPI\_HOLD\_0#

PCH\_SPI\_CLK

PCH\_SPI\_DO

CS#

SO

WP#

GND

VCC

HOLD#

SC

SI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

### EEPROM/RTC Connector

**Winery13 MB DIS**

Sheet 62 of 88



<http://laptop-motherboard-schematic.blogspot.com/>



SSID = Wireless

http://laptopblue.vn

## Mini Card Connector(802.11a/b/g/n)



1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINICARD(WLAN)/ITP CONN**

Size: A3 Document Number: **Winery13 MB DIS** Rev: **A00**

Date: Wednesday, January 13, 2010 Sheet: 64 of 88

http://laptop-motherboard-schematic.blogspot.com/




h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung

		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>WWAN Connector</b>			
Size A3	Document Number <b>Winery13 MB DIS</b>		Rev <b>A00</b>
Date: Wednesday, January 13, 2010	Sheet 65	of 88	

SSID = LED

http://laptopblue.vn

For LED & Capacity board:

LED Type	Color	Power rail
BATTERY LED1	Amber(Multi-color)	ALW
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN/WWAN ACT LED	White	RUN

#### PWR BTN LED



#### SCRLK LED








#### CAPS LED



#### NUM LED



#### Bluetooth LED



Remove HDD LED

http://laptop-motherboard-schematic.blogspot.com/

h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /


1st Samsung		
<b>DELL</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>(Reserve)</b>		
Size Custom	Document Number <b>Winery13 MB DIS</b>	Rev <b>A00</b>
Date: Wednesday, January 13, 2010 Sheet 67 of 88		

SSID = KBC


http://laptopblue.vn

SSID = Touch.Pad


## Internal KeyBoard Connector



## KB Backlight CONN



## TouchPad Connector



1st Samsung


<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Keyboard/Touch Pad			
Size	Document Number	Rev	
Custom	Winery13 MB DIS	A00	
Date:	Wednesday, January 13, 2010	Sheet	68 of 88

http://laptop-motherboard-schematic.blogspot.com/

SSID = User.Interface

http://laptopblue.vn

## Hall Sensor Connector



http://laptop-motherboard-schematic.blogspot.com/

1st Samsung

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Hall sensor</b>			
Size	Document Number	Rev	
Custom	<b>Winery13 MB DIS</b>	<b>A00</b>	
Date:	Wednesday, January 13, 2010	Sheet	69 of 88

**SSID = DEBUG PORT**




h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
Custom

Document Number  
**Winery13 MB DIS**

Rev  
**A00**

Date: Wednesday, January 13, 2010Sheet 71 of 88

h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung




		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Braidwood</b>			
Size	Document Number		Rev
Custom	<b>Winery13 MB DIS</b>		<b>A00</b>
Date:	Wednesday, January 13, 2010		Sheet 72 of 88




SSID = User.Interface

http://laptopblue.vn

## Camera Connector





For ESD




A00-0107-1  
remove R7302, R7303 for no co-lay after XB

SSID = User.Interface


## Bluetooth cable conn.



Close to BT1



BT LED control signal 2009/05/26



http://laptop-motherboard-schematic.blogspot.com/

1st Samsung


**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Camera CONN**

Size: A3 Document Number: **Winery13 MB DIS** Rev: **A00**


Date: Wednesday, January 13, 2010 Sheet: 73 of 88

```
SB-1026
modify DGPU SEL circuit
```



SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

DGPU SELECT *Hsync & Vsync level shift*



C7408  
SCD1U10V2KKX-4GP

+5V CRT\_RUN

DGPU\_SELECT#

U7435

VCC 16  
S 1  
IA0 2  
IA1 3  
IB0 4  
IB1 5  
IC1 6  
ID0 7  
ID1 8  
GND 9  
OE# 15

YA 4  
YB 7  
YC 9  
YD 12

M\_BLUE [55]  
M\_GREEN [55]  
M\_RED [55]

VGA\_BLUE  
MCH\_BLUE  
MCH\_GREEN  
VGA\_GREEN  
VGA\_RED  
MCH\_RED

2N2 73.03257.C0B

H=> IA1 -iGE  
L=> IA0 -dGE

$\overline{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size Custom		Document Number <b>PX Swith-1</b>	
Date: Wednesday, January 13, 2010		Rev <b>A00</b>	
Winery13 MB DS		Sheet 74 of 88	

h t t p : / / l a p t o p b l u e . v n

(Blank)

h t t p : / / l a p t o p - m o t h e r b o a r d - s c h e m a t i c . b l o g s p o t . c o m /

1st Samsung


<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size A3	Document Number <b>Winery13 MB DIS</b>		Rev <b>A00</b>
Date: Wednesday, January 13, 2010		Sheet 75	of 88

## DC\_IN baord CON

Please reoute 300 mil at least.

+DC\_IN : 19.5V/85W  
+3.3V\_RUN : 3300mA  
+5V\_ALW : 1000mA  
+1.5V\_RUN : 500mA  
+3.3V\_ALW : 58mA


LAN CLK  
LAN PCIE  
LAN PCIE  
USB PORT2



Remove AFTP test point  
Confirmed with AFTE.

1ST: 20.F1631.050  
2ND:

Place near BTB1




<Core Design>

h t t p : / / l a p t o p b l u e . v n

(Blank)

<http://laptop-motherboard-schematic.blogspot.com/>

1st Samsung



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
Custom


Document Number  
**Winery13 MB DIS**

Rev  
**A00**


Date: Wednesday, January 13, 2010Sheet 77 of 88

```
SSID = User.Interface
```

## Finger Printer Connector



## LED&amp;Capacity board CONN



h t t p : // l a p t o p b t u e . v n

H16  
HT85B85X925R29-S-GP

H1  
HT85B85X925R29-S-GP

H2  
HOLE256R115-GP

H6  
HT925X85BE95R29-L-S-S-GP

H7  
HT85BE85R29-U-S-GP

H8  
HT85BE85R29-U-S-GP

H10  
HT85BE85R29-U-S-GP

H3  
HOLE256R115-GP

H14  
HOLE256R115-GP

SC-1207-1  
add H16 for ME

SC-1204-4  
change H2 to ZZ.00PAD.D11

SB-12

SB-13

**SSID = Mechanical**

SC-1130-1  
add H15 for ME

FOR CPU HOLE

FOR FAN BOSS

STF296R138H83-GP

A00-0105-1  
change SPR5 from 34.4F822.002 to 34.42T14.002 by ME

SC-1130-1  
add SPR6 for ME

1st Samsung

DELL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<b>Miscellaneous Components</b>			
Size	Document Number	Rev	
Custom	<b>Winery13 MB DIS</b>	<b>A00</b>	
Date: Wednesday, January 13, 2010		Sheet 79	of 88

<http://laptop-motherboard-schematic.blogspot.com/>

SSID = VIDEO

http://laptopblue.vn

PCIE\_MTX\_GRX\_P[0..15] << PCIE\_MTX\_GRX\_P[0..15] [8]  
PCIE\_MTX\_GRX\_N[0..15] << PCIE\_MTX\_GRX\_N[0..15] [8]  
PCIE\_MRX\_GTX\_P[0..15] >> PCIE\_MRX\_GTX\_P[0..15] [8]  
PCIE\_MRX\_GTX\_N[0..15] >> PCIE\_MRX\_GTX\_N[0..15] [8]



http://laptop-motherboard-schematic.blogspot.com/

1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **VGA-PCIE/LVDS(1/4)**

Size A3 Document Number **Winery13 MB DIS** Rev **A00**



Date: Wednesday, January 13, 2010 Sheet 80 of 88






SSID = VIDEO

07/05  
1. LCD brightness control are operated by GPU, I2C  
2. LCD Power Enable/Disable are operated by GPU, I2C  
3. LCD Backlight On/Off status are operated by GPU, I2C  
07/10 Not Reviewed  
1. Shorted LANE0\_CTR\_GPU, LCDVDD\_RM\_GPU, PANEL\_BKEN\_GPU Not Reviewed R8134, R8135, R8136


http://laptopblue.vn





Default X'tal



+IFPAB\_IOVDD



+IFPAB\_PLLVDD



DW30 LVDS only 1 channel  
Vendor confirm tie to +1.8V power rail



DW30 not support HDMI  
NV DG: pull-down 10K

http://laptop-motherboard-schematic.blogspot.com/

SSID = VIDEO

http://laptopblue.vn

Revised decoupling C 2009/05/28



1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VGA-POWER/GND(3/4)**

Size A3 Document Number **Winery13 MB DIS** Rev **A00**

Date: Wednesday, January 13, 2010 Sheet 82 of 88

http://laptop-motherboard-schematic.blogspot.com/

SSID = VIDEO

http://laptopblue.vn

Strap pin resistor need use 1% resistor (NV Design Guide)

+3.3V\_RUN\_GPU

[84,85] MDA[0..63] <<

U8001A

1 OF 7

MDA0 D22 FBA D0  
MDA1 E24 FBA D1  
MDA2 E22 FBA D2  
MDA3 M22 FBA D3  
MDA4 D26 FBA D4  
MDA5 D27 FBA D5  
MDA6 C27 FBA D6  
MDA7 B27 FBA D7  
MDA8 A21 FBA D8  
MDA9 B21 FBA D9  
MDA10 C21 FBA D10  
MDA11 C19 FBA D11  
MDA12 C18 FBA D12  
MDA13 D18 FBA D13  
MDA14 B18 FBA D14  
MDA15 C16 FBA D15  
MDA16 F21 FBA D16  
MDA17 F21 FBA D17  
MDA18 D20 FBA D18  
MDA19 F20 FBA D19  
MDA20 D17 FBA D20  
MDA21 F18 FBA D21  
MDA22 D16 FBA D22  
MDA23 E16 FBA D23  
MDA24 A22 FBA D24  
MDA25 C24 FBA D25  
MDA26 D21 FBA D26  
MDA27 B22 FBA D27  
MDA28 C22 FBA D28  
MDA29 A25 FBA D29  
MDA30 B25 FBA D30  
MDA31 A26 FBA D31  
MDA32 U24 FBA D32  
MDA33 V24 FBA D33  
MDA34 V23 FBA D34  
MDA35 R24 FBA D35  
MDA36 T23 FBA D36  
MDA37 R23 FBA D37  
MDA38 P24 FBA D38  
MDA39 P22 FBA D39  
MDA40 AC24 FBA D40  
MDA41 AB23 FBA D41  
MDA42 AB24 FBA D42  
MDA43 W24 FBA D43  
MDA44 AA22 FBA D44  
MDA45 W23 FBA D45  
MDA46 W22 FBA D46  
MDA47 V22 FBA D47  
MDA48 AA25 FBA D48  
MDA49 W27 FBA D49  
MDA50 W26 FBA D50  
MDA51 W25 FBA D51  
MDA52 AB25 FBA D52  
MDA53 AB26 FBA D53  
MDA54 AD26 FBA D54  
MDA55 AD27 FBA D55  
MDA56 V25 FBA D56  
MDA57 R25 FBA D57  
MDA58 V26 FBA D58  
MDA59 V27 FBA D59  
MDA60 T25 FBA D60  
MDA61 T25 FBA D61  
MDA62 N25 FBA D62  
MDA63 N26 FBA D63

FBA\_CMD0 F26 FBA\_CMD\_0 <<< FBA\_CMD\_0 [84]  
FBA\_CMD1 J24 RAS# [84,85]  
FBA\_CMD2 F25 FBA\_CMD\_2 <<< FBA\_CMD\_2 [84]  
FBA\_CMD3 M22 BA1 [84,85]  
FBA\_CMD4 N27 FBA\_CMD\_4 <<< FBA\_CMD\_4 [85]  
FBA\_CMD5 M27 FBA\_CMD\_5 <<< FBA\_CMD\_5 [85]  
FBA\_CMD6 K26 FBA\_CMD\_6 <<< FBA\_CMD\_6 [85]  
FBA\_CMD7 J25 FBA\_CMD\_7 <<< FBA\_CMD\_7 [85]  
FBA\_CMD8 J27 FBA\_CMD\_8 <<< FBA\_CMD\_8 [85]  
FBA\_CMD9 G23 MAA11 <<< MAA11 [84,85]  
FBA\_CMD10 G26 CAS# [84,85]  
FBA\_CMD11 J23 WE# [84,85]  
FBA\_CMD12 M25 BA0 [84,85]  
FBA\_CMD13 K27 FBA\_CMD\_13 <<< FBA\_CMD\_13 [85]  
FBA\_CMD14 G25 MAA12 <<< MAA12 [84,85]  
FBA\_CMD15 K24 MEM\_RST <<< MEM\_RST [84,85]  
FBA\_CMD16 K24 MAA7 <<< MAA7 [84,85]  
FBA\_CMD17 FBA\_CMD\_18 <<< FBA\_CMD\_18 [84]  
FBA\_CMD18 G22 MAA0 <<< MAA0 [84,85]  
FBA\_CMD19 K25 MAA9 <<< MAA9 [84,85]  
FBA\_CMD20 H22 MAA6 <<< MAA6 [84,85]  
FBA\_CMD21 M26 FBA\_CMD\_22 <<< FBA\_CMD\_22 [84]  
FBA\_CMD22 H24 MAA8 <<< MAA8 [84,85]  
FBA\_CMD23 J26 FBA\_CMD\_24 <<< FBA\_CMD\_24 [84]  
FBA\_CMD24 G24 MAA1 <<< MAA1 [84,85]  
FBA\_CMD25 G27 MAA13 <<< MAA13 [84,85]  
FBA\_CMD26 M24 BA2 <<< BA2 [84,85]  
FBA\_CMD27 K22 FBA\_CMD\_28 <<< FBA\_CMD\_28 [85]  
FBA\_CMD28 J22 FBA\_CMD\_29 <<< FBA\_CMD\_29 [84]  
FBA\_CMD29 L22 FBA\_CMD\_30 <<< FBA\_CMD\_30 [84]

FBA\_DQM0 C26 DQMA#0 <<< DQMA#0 [84]  
FBA\_DQM1 B19 DQMA#1 <<< DQMA#1 [84]  
FBA\_DQM2 D19 DQMA#2 <<< DQMA#2 [84]  
FBA\_DQM3 D23 DQMA#3 <<< DQMA#3 [84]  
FBA\_DQM4 T24 DQMA#4 <<< DQMA#4 [85]  
FBA\_DQM5 AA23 DQMA#5 <<< DQMA#5 [85]  
FBA\_DQM6 AB27 DQMA#6 <<< DQMA#6 [85]  
FBA\_DQM7 T26 DQMA#7 <<< DQMA#7 [85]

FBA\_DQS\_RN0 D25 QSA#0 <<< QSA#0 [84]  
FBA\_DQS\_RN1 A18 QSA#1 <<< QSA#1 [84]  
FBA\_DQS\_RN2 E18 QSA#2 <<< QSA#2 [84]  
FBA\_DQS\_RN3 B24 QSA#3 <<< QSA#3 [84]  
FBA\_DQS\_RN4 R22 QSA#4 <<< QSA#4 [85]  
FBA\_DQS\_RN5 Y24 QSA#5 <<< QSA#5 [85]  
FBA\_DQS\_RN6 AA27 QSA#6 <<< QSA#6 [85]  
FBA\_DQS\_RN7 R27 QSA#7 <<< QSA#7 [85]

FBA\_DQS\_WP0 C25 QSA0 <<< QSA0 [84]  
FBA\_DQS\_WP1 A19 QSA1 <<< QSA1 [84]  
FBA\_DQS\_WP2 E19 QSA2 <<< QSA2 [84]  
FBA\_DQS\_WP3 A24 QSA3 <<< QSA3 [84]  
FBA\_DQS\_WP4 T22 QSA4 <<< QSA4 [85]  
FBA\_DQS\_WP5 AA24 QSA5 <<< QSA5 [85]  
FBA\_DQS\_WP6 AA26 QSA6 <<< QSA6 [85]  
FBA\_DQS\_WP7 T27 QSA7 <<< QSA7 [85]

FBA\_CLK0 F24 CLKA0 <<< CLKA0 [84]  
FBA\_CLK0# F23 CLKA0# <<< CLKA0# [84]  
FBA\_CLK1 N24 CLKA1 <<< CLKA1 [85]  
FBA\_CLK1# N23 CLKA1# <<< CLKA1# [85]

FBA\_DEBUG M22 <<< <<<  
FB\_VREF A16 <<< <<<  
FB\_CLK0# F24 CLKA0 <<< CLKA0 [84]  
FB\_CLK0# F23 CLKA0# <<< CLKA0# [84]  
FB\_CLK1 N24 CLKA1 <<< CLKA1 [85]  
FB\_CLK1# N23 CLKA1# <<< CLKA1# [85]

FBA\_DQS\_WP0 C25 QSA0 <<< QSA0 [84]  
FBA\_DQS\_WP1 A19 QSA1 <<< QSA1 [84]  
FBA\_DQS\_WP2 E19 QSA2 <<< QSA2 [84]  
FBA\_DQS\_WP3 A24 QSA3 <<< QSA3 [84]  
FBA\_DQS\_WP4 T22 QSA4 <<< QSA4 [85]  
FBA\_DQS\_WP5 AA24 QSA5 <<< QSA5 [85]  
FBA\_DQS\_WP6 AA26 QSA6 <<< QSA6 [85]  
FBA\_DQS\_WP7 T27 QSA7 <<< QSA7 [85]

FBA\_CLK0 F24 CLKA0 <<< CLKA0 [84]  
FBA\_CLK0# F23 CLKA0# <<< CLKA0# [84]  
FBA\_CLK1 N24 CLKA1 <<< CLKA1 [85]  
FBA\_CLK1# N23 CLKA1# <<< CLKA1# [85]

FBA\_DEBUG M22 <<< <<<  
FB\_VREF A16 <<< <<<  
FB\_CLK0# F24 CLKA0 <<< CLKA0 [84]  
FB\_CLK0# F23 CLKA0# <<< CLKA0# [84]  
FB\_CLK1 N24 CLKA1 <<< CLKA1 [85]  
FB\_CLK1# N23 CLKA1# <<< CLKA1# [85]

Strap pin define

[81] STRAP0 <<< STRAP0  
[81] STRAP1 <<< STRAP1  
[81] STRAP2 <<< STRAP2  
[81] ROM\_SCLK\_GPU <<< ROM\_SCLK\_GPU  
[81] ROM\_SI\_GPU <<< ROM\_SI\_GPU  
[81] ROM\_SO\_GPU <<< ROM\_SO\_GPU

Logical Strap Bit Mapping  
Resistor Pull-Up Pull-Down  
5Kohms 1000 0000  
10Kohms 1001 0001  
15Kohms 1010 0010  
20Kohms 1011 0011  
25Kohms 1100 0100  
30Kohms 1101 0101  
35Kohms 1110 0110  
45Kohms 1111 0111

Strap0	Strap1	Strap2
USER_BIT0 1	3GIO_PADCFG_LUT_ADR0 0	PCI_DEVID_0 1
USER_BIT1 1	3GIO_PADCFG_LUT_ADR1 1	PCI_DEVID_1 0
USER_BIT2 1	3GIO_PADCFG_LUT_ADR2 1	PCI_DEVID_2 1
USER_BIT3 1	3GIO_PADCFG_LUT_ADR3 1	PCI_DEVID_3 0
EDID is used	Reserved	N11M-GE1 GPU Device ID=0x0A75
ROM_SI_GPU	ROM_SO_GPU	ROM_SCLK_GPU
RAM_CFG0	VGA_DEVICE 1	PEX_PLL_EN_TERM 0
RAM_CFG1	SMB_ALT_ADDR 0	SLOT_CLK_CONFIG 1
RAM_CFG2	FB_0_BAR_SIZE 0	SUB_VENDOR 0
RAM_CFG3	XCLK_417 0	PCI_DEVID_4 1

Default setting: SAMSUNG sDDR3 64Mx16BIT-->20K pull down (0x0011)  
If use Hynix sDDR3 64Mx16BIT(0x0010), R8308 change to 15K.

RAM_CFG[3:0]	Config	FB_BUS Width	Definitions
0000			
0001			
0010	64MX16 DDR3 64Bit	Hynix	
0011	64MX16 DDR3 64Bit	Samsung	Default
0100			
0101			
0110			
0111			

SUB\_VENDOR XCLK\_417 PEX\_PLL\_EN\_TERM  
0 No VBIOS ROM 0 277MHz (POR) 0 Disable (POR)  
1 BIOS ROM present 1 Reserved 1 Enable  
3GIO\_PADCFG USER[3:0]  
0000 Desktop 1111 Use EDID to detect panel settings  
1110 Notebook (POR)

SLOT\_CLOCK\_CFG  
0 GPU and MCH do not share a common reference clock  
1 GPU and MCH share a common reference clock (POR)

1st Samsung


**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**VGA-MEMORY/STRAPS(4/4)**  
Size A3 Document Number Winery13 MB DIS Rev A00  
Date: Wednesday, January 13, 2010 Sheet 83 of 88

http://laptop-motherboard-schematic.blogspot.com/



SSID = VIDEO

http://laptopblue.vn




http://laptop-motherboard-schematic.blogspot.com/

1st Samsung



Revised decoupling C 2009/05/28




Revised decoupling C 2009/05/28

SSID = PWR.Plane.Regulator\_GFX

http://laptopblue.vn

$$V_{out} = 0.704V * (R1 + R2) / R2$$




DIS  
Thermal Design Current = 12.9A  
Max Current = 16.77A  
18.45A < OCP < 21.81A

Frequency setting  
470K --> 290KHz  
200K --> 340KHz  
100K --> 380KHz  
39K --> 430KHz

SB-1023  
1. DY PD8601, PR8614, PR8618, PC8610, PC8602,  
PR8613; change PR8611 to 24.3K, PR8607 to 20K.  
for N11M A3 change P12 stay Voltage to 0.85V

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	1.03V
H	L	0.85V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 1.5UH PCMC104T-1R5MN Cyntec DCR:4.2mohm Isat =33Arms 68.1R510.10J  
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01  
H/S: SI7686DP/ POWERPAK-8/ 11mOhm/ 14mOhm@4.5Vgs/ 84.07686.037  
L/S: SI8460DP/ POWERPAK-8/ 4.9mOhm/ 6.1mOhm@4.5Vgs/ 84.00460.037  
Switching freq-->350KHz



1st Samsung

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **TPS51218 +VCC GFX CORE**

Size Custom Document Number **Winery13 MB DIS** Rev **A00**


Date: Wednesday, January 13, 2010 Sheet 86 of 88

http://laptop-motherboard-schematic.blogspot.com/


SSID = VIDEO






Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
01	66	2009/10/08	EE	HDD LED light in S5.	Change HDD LED power rail from +5V_ALW to +5V_RUN.	SB
02	60	2009/10/08	EE	External MIC NG.	Add caps C6014 C6015.	SB
03	66	2009/10/08	EE	Correct battery LED color.	Swap LED6601 pin2 & pin3.	SB
04	49	2009/10/08	EE	Improve VTT_PWRGD ramp up signal.	Dummy C4912.	SB
05	51	2009/10/08	EE	Fine tune +1.8V_RUN power on sequence behind +3.3V_RUN.	Change PR5102 from 2.2K to 3K and PC5105 from 4700pF to 1uF.	SB
06	54,78	2009/10/08	EE	For KBC ESD protect.	Add 100 ohm resistances R5413, R7803.	SB
07						
08	30	2009/10/08	EE		Change CODEC to 92HD79.	SB
09	64	2009/10/08	EE	By ME request	Change WLAN1 to 62.10043.841.	SB
10						
11	37	2009/10/09	EE	Change board ID.	Dummy R3708 and pop R3701.	SB
12	79	2009/10/12	ME	By ME request	Change H6 to ZZ.00PAD.F91	SB
13	79	2009/10/12	ME	By ME request	Change H10 to ZZ.00PAD.D41	SB
14	78	2009/10/12	ME	By ME request	Change FP1 to 20.K0315.005	SB
15	27	2009/10/12	EE	Follow Intel spec	Remove L2701, C2701, C2702; Add TP2701	SB
16	27	2009/10/12	EE	Follow Intel spec	Remove L2704, C2721, C2722; Add TP2702	SB
17	27	2009/10/12	EE	Cost down	Change L2702, L2703 to 68.10050.10Y	SB
18	24	2009/10/12	EE	XTAL Load Capacitance as Vendor suggestion	Change C2402, C2403 to 12pF	SB
19	81	2009/10/12	EE	XTAL Load Capacitance as Vendor suggestion	Change C8135, C8138 to 15pF	SB
20	26	2009/10/13	EE	Follow Intel spec	Remove L2602, C2616; Add TP2601	SB
21	26	2009/10/13	EE	Follow Intel spec	Remove L2601, C2606; Add TP2602	SB
22	37	2009/10/13	EE	Modify 10mW schematic		SB
23	79	2009/10/13	ME	By ME request	Remove H9 (BT BOSS)	SB
24	49	2009/10/13	EE	By PSE request	Change pg4910~pg4918 and pg4921 close gap to mask type	SB
25	73	2009/10/13	EE	Two AFTP for +3.3V_RUN	Remove AFTP6030	SB
26	34	2009/10/14	ME	By ME request	change NEW1 connector to 20.K0370.026	SB
27	79	2009/10/14	ME	By ME request	change SPR5 to 34.4F822.002	SB
28	64	2009/10/14	EE	By AFTE request	Add AFTP6402, AFTP6403	SB
29	79	2009/10/16	EE	By RF request	Add Cross Moat Caps	SB
30	80,81	2009/10/16	EE	Voltage Drop over 3%	change bead value to 120 ohm DCR 0.55 ohm	SB
31	22	2009/10/16	EE	RTC data loss	Added 3v/5v S5 power good to control resume reset sequence prevent RTC data loss	SB
32	25	2009/10/16	EE		Swapped Q2515 C,E Pin	SB
33	78	2009/10/16	EE		remove CAPA_RST# from capacity board	SB
34	37	2009/10/16	EE	By SW request	Added Switch Baord Detection circuit	SB
<div> <div>1st Samsung</div> <div>  <div> <b>Wistron Corporation</b>  21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div> </div> <div> <div>Title</div> <div>Change List(1/3)</div> </div> <div> <div>Size A3</div> <div>Document Number</div> <div>Winery13 MB DIS</div> <div>Rev A00</div> </div> <div> <div>Date: Wednesday, January 13, 2010</div> <div>Sheet 88 of 88</div> </div> </div>						



Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
01	37	2009/11/18	EE	Correct R3745 power rail to KBC_PWR	Change R3745 power rail to KBC_PWR	SC
02	36	2009/11/25	EE	TPM connector needn't AFTE test point	Remove TPM1 AFTP	SC
03	23	2009/11/25	EE	No support HDMI and eDP so needn't pop 25MHz Xtal of PCH.	C2313 pop 0 ohm if no use 25MHz XTAL	SC
04	37	2009/11/25	EE	Toggle VGA mode will flicker white screen in hybrid mode.	Add U3703 mux for panel backlight enable signal select	SC
05	54	2009/11/25	EE	Toggle VGA mode will flicker white screen in hybrid mode.	Add mux U5446 to select LCDVDD enable signal	SC
06	7	2009/11/30	RF	For solve WiMAX noise	Change C701 to 4.7pF for RF	SC
07	43	2009/11/30	RF	For solve WiMAX noise	Pop PC4303 for RF	SC
08	46	2009/11/30	RF	For solve WiMAX noise	Change PC4601 pull up to +5V_ALW for layout.	SC
09	47	2009/11/30	EE	For combine material item	Change PC4762 to 0603 size	SC
10	79	2009/11/30	ME	For one hand hold issue, ODD have noise	Add H15 for ME	SC
11	79	2009/11/30	RF	For solve WWAN noise	Add RC7931 for RF	SC
12	79	2009/11/30	RF	For solve WiMAX noise	Add SPR6 for RF	SC
13	55	2009/12/04	EMI	By EMI requirement	Change L5501,L5502,L5503 for EMI	SC
14	79	2009/12/04	EMI	By EMI requirement	Add EMI caps	SC
15	81	2009/12/04	EMI	By EMI requirement	Add EC8101,EC8102,EC8103 for EMI	SC
16	47	2009/12/04	ME	For cosmatic issue when insert 8 cell battery	Remove TC4701 for layout	SC
17	79	2009/12/04	ME	For cosmatic issue when insert 8 cell battery	Change H2 to ZZ.00PAD.D11	SC
18	30	2009/12/04	EE	Base on Application Note: IDT 92H81/79 AUX Mode as input of Diagnostic sound.	Connect U3001 pin17, pin18 to pin12 net and change R3016 to 120K for vendor request	SC
19	86	2009/12/04	EE	Set PWRCNTL_1 for default low.	Add PR8621 pull low 10K ohm	SC
20	12	2009/12/07	EMI	By EMI requirement	Pop C1243 and change size to 0603 for EMI	SC
21	33	2009/12/07	EMI	By EMI requirement	Pop C3301, EC3302, EC3303, EC3305, EC3306, EC3307, EC3308 and change from 100p to 6.8p for EMI	SC
22	54	2009/12/07	EMI	By EMI requirement	Pop EC5403 for EMI	SC
23	60	2009/12/07	EMI	By EMI requirement	Pop EC6001 and EC6002 for EMI	SC
24	63	2009/12/07	EMI	By EMI requirement	Pop R6307 for EMI	SC
25	79	2009/12/07	ME	For cosmatic issue when insert 8 cell battery	Add H16 for ME	SC
26	24	2009/12/08	EE	Base on EA teset result, change to 0 ohm.	Change R2413,R2414,R2415 from 15ohm to 0 ohm	SC
27	53	2009/12/08	EE	Base on ARD Sightings Report_18 #3622146	Change PR5311 from 4.7K to 470 ohm	SC
28	60	2009/12/08	EE	Audio AP LO THD+N fail	Change EC6004,EC6005 from 0.1U to 0.01U	SC
29	62	2009/12/08	EE	Base on EA teset result, change to 0 ohm.	Change R6206 from 15ohm to 0 ohm	SC
30	68	2009/12/08	EE	Change PCB Footprint	Change Q6808 to 84.06402.B3D	SC
31	73	2009/12/08	EMI	By EMI requirement	Pop L7301 for EMI	SC
<div> <div>1st Samsung</div> <div>  <div> <b>Wistron Corporation</b>  21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  Taipei Hsien 221, Taiwan, R.O.C. </div> </div> <div> <div>Title</div> <div>Change List(2/3)</div> </div> <div> <div>Size A3</div> <div>Document Number</div> <div>Rev A00</div> </div> <div> <div>Date: Wednesday, January 13, 2010</div> <div>Sheet 88 of 88</div> </div> </div>						

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
01	34	2010/01/07	EE	For no co-lay after XB	remove R3402, R3403	A00
02	37	2010/01/05	EE	Prevent SPI ROM data lost	Add reset IC U3704	A00
03	46	2009/12/18	EE	By POWER requirement	changePL4602 from 2.2U to 3.3U	A00
04	46	2009/12/18	EE	TO improve +15V_Pump Power on issue	pop PR4619; dummy PR4618	A00
05	51	2010/01/07	EE	To prevent PM_SLP_S3# signal rebound	change R5102 to short pad, PC5105 to 10K	A00
06	52	2009/12/23	EE	PREVNET MOS DEMAGE	Change C701 to 4.7pF for RF	A00
07	53	2009/12/18	EE	By POWER requirement	change PR5314 from 5.9K to 6.2K	A00
08	55	2009/12/18	EMI	By EMI requirement	change L5501, L5502, L5503 to 0R	A00
09	55	2009/12/18	EMI	By EMI requirement	change R5504, R5505, R5506 from 0R to 33R	A00
10	55	2009/12/18	EMI	By EMI requirement	change C5520 from 22p to 10p	A00
11	55	2010/01/04	ME	By ME requirement	change CRT1 from 20.20431.015 to 20.20401.015	A00
12	62	2010/01/04	ME	By ME requirement	change RCT1 from 20.D0210.102 to 20.D0075.102	A00
13	63	2010/01/06	EE	For no co-lay after XB	remove R6302, R6308,TR6301,TR6302, TR6303	A00
14	64	2010/01/07	EE	For no co-lay after XB	remove L6401	A00
15	73	2010/01/07	EE	For no co-lay after XB	remove R7302, R7303	A00
16	78	2009/12/23	EE	TO PREVENT power pin short to GND when plug in cable	dummy FP1 pin6, pin7	A00
17	78	2009/12/23	EE	add damping resister R7804	add R7804	A00
18	79	2010/01/05	ME	By ME requirement	change SPR5 from 34.4F822.002 to 34.42T14.002	A00
<div> <div>1st Samsung</div> <div>  <div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div> </div> </div> <div> <div>Title</div> <div>Change List(3/3)</div> </div> <div> <div>Size A3</div> <div>Document Number</div> <div>Winery13 MB DIS</div> <div>Rev A00</div> </div> <div> <div>Date: Wednesday, January 13, 2010</div> <div>Sheet 88 of 88</div> </div> </div>						