

OSLO

CPU : Intel Merom-4M (800/667 MHz)
Chip Set : Intel Crestline & ICH8-M
Remarks : Mobility Platform

Model Name : SANTA ROSA STD
PBA Name : MAIN
PCB Code : BA41-#####A
Dev. Step : MP
Revision : 1.0
T.R. Date : 2007.03.02

DESIGN	CHECK	APPROVAL


Owner : SEC Mobile R & D Signature : X

Sheet 1. Cover
Sheet 2-7. Diagram (Block/Power) & Annotations
Sheet 8. Clock Generator
Sheet 9. Thermal Sensor & FAN
Sheet 10-12. Merom-4M CPU
Sheet 11. ITP & BSEL Logic
Sheet 13-17. Crestline-GMCH
Sheet 18. DDR II SODIMM A
Sheet 19. DDR II SODIMM B
Sheet 20-24. ICH8-M
Sheet 25. SPI ROM & Debug Connector
Sheet 26-29. NB8X Ext GFx Chip
Sheet 30. NB8X Straps
Sheet 31-32. GDDR3 Memory
Sheet 33. HDCP ROM
Sheet 34. LCD CONNECTOR
Sheet 35. CRT Connector
Sheet 36. HDMI Connector
Sheet 37-38. CARD BUS CONTROLER
Sheet 39. 4 IN 1 & PCMCIA Connector
Sheet 40. MINI CARD 1,2 (WLAN,DVB-T or ROBSON)
Sheet 41. SATA, PATA Connector
Sheet 42-46. High Definition Audio (Azalia)
Sheet 47. LAN (Marvell 88E8038, 88E8055)
Sheet 48. RJ45, USB, RJ11
Sheet 49. MICOM (KBC)
Sheet 50. KBD, TouchPad, Camera, Bluetooth, LID Switch
Sheet 51. LED_Logic, MICOM Reset
Sheet 52. Switched Power
Sheet 53. P1.05V, P1.5V, P1.25V
Sheet 54. DDR-2 VR
Sheet 55. Charger
Sheet 56. P3.3V_ALW & P5V_AUX VR
Sheet 57. CPU VR
Sheet 58. Cresetline VR/ Ext GFx VR
Sheet 59. Discharging Logic

DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO MAIN COVER	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####A
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	1	OF 60


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

http://laptopblue.vn



DRWN	SE Lee	DATE	3/5/2007	TITLE	OSLO MAIN BLOCK DIAGRAM	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
undefined		March 5, 2007 2:44:01 PM		PAGE	2	OF 60

POWER DIAGRAM




Power On/Off Table by S-state

Rail \ State	S0	S3	S4	S5
+V*A(LWS) +V*LAN	ON	ON	ON	ON
+1.8V_AUX +0.9V	ON	ON	—	—
+V*AUX	ON	ON	—	—
+V	ON	—	—	—
+V* (CORE)	ON	—	—	—




POWER RAILS ANALYSIS


Rev. 0.6 (060920)




Value by Datasheet/Application notes (Value by measurement)

DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO MAIN POWER RAILS	
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0			
MODULE CODE	undef ined	LAST EDIT	March 5, 2007 2:44:01 PM			

Rev 07






DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO MAIN CLOCK DIAGRAM	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####A
APPROVAL		REV	1.0			
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	7	OF 60

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

FSA BSEL0	FSB BSEL1	FSC BSEL2	HOST CLK
0	0	0	266 MHz
0	0	1	333 MHz
0	1	0	200 MHz
0	1	1	400 MHz
1	0	0	133 MHz
1	0	1	100 MHz
1	1	0	166 MHz
1	1	1	RSVD






This part is 64pin QFN package.


CLK REQ	DEVICE	SRC PORT
CLK REQ A	SATA	SRC2
CLK REQ B	GMCH	SRC4
CLK REQ E	MINI CARD	SRC6
CLK REQ F	LOM	SRC8

DRAW	SE Lee	DATE	3/5/2007	OSLO CLOCK GENERATOR CK-505	SAMSUNG ELECTRONICS
CHECK		REV. STEP	MP		
APPROVAL		REV	1.0		
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM		
				PART NO.	BA41- #####



THERMAL SENSOR & FAN CONTROL



DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO THERMAL BLOCK THERMAL & FAN CONTROL	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	9	OF 60



DRWN	SE Lee	DATE	3/5/2007	TITLE	OSLO CPU MEROM (1/3)	SAMSUNG ELECTRONICS	
CHECK		DEV. STEP	MP				
APPROVAL		REV	1.0				
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM				PAGE



CPU Core Voltage Table MVP-6

Active Mode		Active/Deeper Sleep Dual Mode Region		Deeper Sleep/Extended Deeper Sleep Dual Mode Region	
VID(6:0)	Voltage	VID(6:0)	Voltage	VID(6:0)	Voltage
0 0 0 0 0 0 0	1.5000 V	0 1 0 1 0 0 0	1.0000 V	1 0 1 0 0 0 1	0.4875 V
0 0 0 0 0 0 1	1.4875 V	0 1 0 1 0 0 1	0.9875 V	1 0 1 0 0 1 0	0.4750 V
0 0 0 0 0 1 0	1.4750 V	0 1 0 1 0 1 0	0.9750 V	1 0 1 0 1 0 1	0.4625 V
0 0 0 0 0 1 1	1.4625 V	0 1 0 1 1 0 0	0.9625 V	1 0 1 1 0 0 0	0.4500 V
0 0 0 0 1 0 0	1.4500 V	0 1 0 1 1 0 1	0.9500 V	1 0 1 1 0 1 0	0.4375 V
0 0 0 0 1 0 1	1.4375 V	0 1 0 1 1 1 0	0.9375 V	1 0 1 1 1 0 0	0.4250 V
0 0 0 0 1 1 0	1.4250 V	0 1 0 1 1 1 1	0.9250 V	1 0 1 1 1 1 0	0.4125 V
0 0 0 0 1 1 1	1.4125 V	0 1 1 0 0 0 0	0.9000 V	1 0 1 1 1 1 1	0.4000 V
0 0 0 1 0 0 0	1.4000 V	0 1 1 0 0 0 1	0.8875 V	1 0 1 1 1 1 1	0.3875 V
0 0 0 1 0 0 1	1.3875 V	0 1 1 0 0 1 0	0.8750 V	1 0 1 1 1 1 1	0.3750 V
0 0 0 1 0 1 0	1.3750 V	0 1 1 0 0 1 1	0.8625 V	1 0 1 1 1 1 1	0.3625 V
0 0 0 1 0 1 1	1.3625 V	0 1 1 0 1 0 0	0.8500 V	1 0 1 1 1 1 1	0.3500 V
0 0 0 1 1 0 0	1.3500 V	0 1 1 0 1 0 1	0.8375 V	1 0 1 1 1 1 1	0.3375 V
0 0 0 1 1 0 1	1.3375 V	0 1 1 0 1 1 0	0.8250 V	1 0 1 1 1 1 1	0.3250 V
0 0 0 1 1 1 0	1.3250 V	0 1 1 0 1 1 1	0.8125 V	1 0 1 1 1 1 1	0.3125 V
0 0 0 1 1 1 1	1.3125 V	0 1 1 1 0 0 0	0.8000 V	1 1 0 0 0 0 0	0.3000 V
0 0 1 0 0 0 0	1.3000 V	0 1 1 1 0 0 1	0.7875 V	1 1 0 0 0 0 1	0.2875 V
0 0 1 0 0 0 1	1.2875 V	0 1 1 1 0 1 0	0.7750 V	1 1 0 0 0 1 0	0.2750 V
0 0 1 0 0 1 0	1.2750 V	0 1 1 1 0 1 1	0.7625 V	1 1 0 0 1 0 0	0.2625 V
0 0 1 0 0 1 1	1.2625 V	0 1 1 1 1 0 0	0.7500 V	1 1 0 0 1 0 1	0.2500 V
0 0 1 0 1 0 0	1.2500 V	0 1 1 1 1 0 1	0.7375 V	1 1 0 0 1 1 0	0.2375 V
0 0 1 0 1 0 1	1.2375 V	0 1 1 1 1 1 0	0.7250 V	1 1 0 0 1 1 1	0.2250 V
0 0 1 0 1 1 0	1.2250 V	0 1 1 1 1 1 1	0.7125 V	1 1 0 1 0 0 0	0.2125 V
0 0 1 0 1 1 1	1.2125 V	1 0 0 0 0 0 0	0.7000 V	1 1 0 1 0 0 1	0.2000 V
0 0 1 1 0 0 0	1.2000 V	1 0 0 0 0 0 1	0.6875 V	1 1 0 1 0 1 0	0.1875 V
0 0 1 1 0 0 1	1.1875 V	1 0 0 0 0 1 0	0.6750 V	1 1 0 1 0 1 1	0.1625 V
0 0 1 1 0 1 0	1.1750 V	1 0 0 0 0 1 1	0.6625 V	1 1 0 1 1 0 0	0.1500 V
0 0 1 1 0 1 1	1.1625 V	1 0 0 0 1 0 0	0.6500 V	1 1 0 1 1 0 1	0.1375 V
0 0 1 1 1 0 0	1.1500 V	1 0 0 0 1 0 1	0.6375 V	1 1 0 1 1 1 0	0.1250 V
0 0 1 1 1 0 1	1.1375 V	1 0 0 0 1 1 0	0.6250 V	1 1 0 1 1 1 1	0.1125 V
0 0 1 1 1 1 0	1.1250 V	1 0 0 0 1 1 1	0.6125 V	1 1 1 0 0 0 0	0.1000 V
0 0 1 1 1 1 1	1.1125 V	1 0 0 1 0 0 0	0.6000 V	1 1 1 0 0 0 1	0.0875 V
0 1 0 0 0 0 0	1.1000 V	1 0 0 1 0 0 1	0.5875 V	1 1 1 0 0 1 0	0.0750 V
0 1 0 0 0 0 1	1.0875 V	1 0 0 1 0 1 0	0.5750 V	1 1 1 0 0 1 1	0.0625 V
0 1 0 0 0 1 0	1.0750 V	1 0 0 1 0 1 1	0.5625 V	1 1 1 0 1 0 0	0.0500 V
0 1 0 0 0 1 1	1.0625 V	1 0 0 1 1 0 0	0.5500 V	1 1 1 0 1 0 1	0.0375 V
0 1 0 0 1 0 0	1.0500 V	1 0 0 1 1 0 1	0.5375 V	1 1 1 0 1 1 0	0.0250 V
0 1 0 0 1 0 1	1.0375 V	1 0 0 1 1 1 0	0.5250 V	1 1 1 0 1 1 1	0.0125 V
0 1 0 0 1 1 0	1.0250 V	1 0 0 1 1 1 1	0.5125 V	1 1 1 1 0 0 0	0.0000 V
0 1 0 0 1 1 1	1.0125 V	1 0 1 0 0 0 0	0.5000 V	1 1 1 1 0 0 1	0.0000 V
				1 1 1 1 0 1 0	0.0000 V
				1 1 1 1 0 1 1	0.0000 V
				1 1 1 1 1 0 0	0.0000 V
				1 1 1 1 1 0 1	0.0000 V
				1 1 1 1 1 1 0	0.0000 V
				1 1 1 1 1 1 1	0.0000 V

Active

Deeper Slp

DPRSLPVR 0

DPRSLPVR 1

DPRSTP* 1

DPRSTP* 0

PSI2* 0 or 1

PSI2* 0 or 1

***1111111*: 0V power good asserted.


*Yonah Processor (2.33 GHz / 800 MHz : TBD)


GTLREF : Keep the Voltage divider within 0.5" of the first GTLREF pin with Zo=55ohm trace. Minimize coupling of any switching signals to this net.


COMP0.2(COMP1.3) should be connected with Zo=27.4ohm(55ohm) trace shorter than 1/2" to their respective Banias socket pins.


GND test points within 100mil of the VCC/VSSsense at the end of the line. Route the VCC/VSSsense as a Zo=55ohm traces with equal length. Observe 3:1 spacing b/w VCC/VSSsense lines and 25mil away (preferred 50mil) from any other signal. And GND via 100mil away from each of the VCC/VSS test point vias.

DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO CPU MEROM (2/3)	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	11	OF 60






DRWN	SE Lee	DATE	3/5/2007	TITLE OSLO GMCH CRESTLINE (1/5)		
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0		PART NO.	BA11-#####A
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM		PAGE	13 OF 60




SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

http://laptopblue.vn



DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO GMCH CRESTLINE (3/5)	SAMSUNG ELECTRONICS PART NO.: BA41-#####
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
March 5, 2007 2:44:01 PM						PAGE 15 OF 60




DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO GMCH CRESTLINE (4/5)	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
				March 5, 2007 2:44:01 PM	PAGE 16 OF 60	

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

http://laptopblue.vn



*POCAFEB-11 Only (Remove in MP Model)


Current Setting (def.: default Option)		
CFG#	Low	High
CFG(5)	DMiK2	DMiK4 (def.)
CFG(6)	Reserved	DDR-II (def.)
CFG(7)	DT/Transportable	Mobile CPU (def.)
CFG(9)	PEG Reversal	Normal
CFG(16)	Dynamic ODT	Dynamic ODT
	Disabled	Enabled (def.)
CFG(18)	VCC 1.05V (def.)	VCC 1.5V
CFG(19)	DMI Lane Normal	DMI Lane Reversal
CFG(20)	SDVO or PCIE X1 Only(def.)	SDVO and PCIE X1 Simultaneously

DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO GMCH CRESTLINE (5/5)	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	17	OF 60


DDR SO-DIMM #0

DDR500-1
DDR2-SODIMM-200P-RVS
1/2


DDR500-2
DDR2-SODIMM-200P-RVS
2/2



Array resistors & Single resistors used to improve layout & routing.



Place one cap close to every 2 pull-up resistors terminated to P0.9V




ME POWER RAIL UNDER ME ENABLE


Place near SO-DIMM0

DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO SODIMM DDR II CH A	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
				March 5, 2007 2:44:01 PM	PAGE 18	OF 60



DDR SO-DIMM #1



DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO SODIMM DDR II CH B	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
				March 5, 2007 2:44:01 PM	PAGE 19	OF 60





DRAW	DATE	TITLE		SAMSUNG ELECTRONICS
SE LEE	3/5/2007	OSLO		
CHECK	DEV. STEP	ICH8-M		
MP				
APPROVAL	REV	ICH8-M (1/5)		PART NO. BA41-#####A
1.0				
MODULE CODE	LAST EDIT	March 5, 2007 2:44:01 PM		PAGE 20 OF 60




AC caps : PCIE need to be within 250mils of the driver
Resistor for Test : Place Stufing Option to minimize stubs


DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO	SAMSUNG	
CHECK		DEV. STEP	MP		ICH8-M	ELECTRONICS	
APPROVAL		REV	1.0		ICH8-M(2/5)	PART NO.	BA41-#####A
MODULE CODE	undef ined	LAST EDIT	March 5, 2007 2:44:01 PM		PAGE	21	OF 60




DRAW	SE Lee	DATE	3/5/2007	TITLE OSLO ICH8-M ICH8-M (3/5)	
CHECK		DEV. STEP	MP		
APPROVAL		REV	1.0		
MODULE CODE		LAST EDIT	March 5, 2007 2:44:01 PM		
				PAGE	22 OF 60




If you want to use integrated LAN,
Please add filter and de-caps.
according to Design guide.

DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO ICH8-M ICH8-M (3/5)	
CHECK		DEV. STEP				
APPROVAL		REV	MP			
			1.0			
MODULE CODE		LAST EDIT		March 5, 2007 2:44:01 PM		PART NO. BA41-#####
				PAGE	23	OF 60



U11-5
NH82801HEM
5/5




SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


http://laptopblue.vn

- SPI ROM LIST -

- Macronix - MX25L8005M2C-15G
- STM - M25PE80
- ATMEL - AT26DF081A-SU
- SST - 25VF080B-50-4C-S2AF
- WINBOND - W25X80-VSSI-G




80H DECODER CONNECTOR




02	VERIFY REAL MODE	66	CONFIGURE ADVANCE CACHE REG.
03	DISABLE NMI	6A	DISPLAY EXTERNAL CACHE SIZE
04	GET CPU TYPE	6C	DISPLAY SHADOW MESSAGE
06	INIT. SYSTEM H/W	6E	DISPLAY NON-DISPOSABLE SEGMENT
08	INIT. CHIPSET REG.	70	DISPLAY ERROR MESSAGE
09	SET IN POST FLAG	72	CHECK FOR CONFIGURATION ERROR
0A	INIT CPU.REG	74	TEST REAL-TIME CLOCK
0B	CPU CACHE ON	76	CHECK FOR KEYBOARD ERROR
0C	INIT.CACHE TO POST	7C	SETUP HARDWARE INTERRUPT VECTOR
0E	INIT. I/O VALUE	7E	TEST COPROCESSER IF PRESENT
0F	ENABLE THE L-BUS IDE	80	DISABLE ON-BOARD I/O PORT
10	INIT. POWER MANAGER	82	DETECT AND INSTALL EXT.RS232C
11	LOAD ALTERNATE REG.	84	DETECT AND INSTALL EXT.PARALLEL
13	PCI BUS MASTER RESET WITH INITIAL POST VALUE	86	RE-INIT. ON-BOARD I/O PORT
14	INIT. KEYBOARD CONTROLLER	88	INIT. BIOS DATA ROM
16	CHECK CHECKSUM	8A	INIT.EXTENDED BIOS DATA AREA
18	8254 TIMER INIT.	8C	INIT. FDD CONTROLLER
1A	8237 DMA CONTROLLER INIT.	9A	SHADOW OPTION ROMS
1C	RESET INTERRUPT CONTROLLER	9C	SETUP POWER MANAGEMENT
20	TEST DRAM REFRESH	9E	ENABLE H/W INTERRUPT
22	TEST 8742 KEYBOARD CONTROLLER	A0	SET TIME OF DAY
24	SET ES SEGMENT REG. TO 4GB	A4	INIT. TYPEMATIC RATE
26	ENABLE A20	A8	ERASE F2 PROMPT
28	AUTO SIZING DRAM	AA	SCAN FOR F2 KEY STROKE
32	COMPUTE THE CPU SPEED	AC	ENTER SETUP
34	TESET CMOS RAM	AE	CLEAR IN POST FLAG
38	SHADOW SYSTEM BIOS ROM	B0	CHECK FOR ERRORS
3A	AUTO SIZING CACHE	B2	POST DONE-PREPARE TO BOOT O/S
3C	CONFIGURE ADVANCED CHIPSET REG.	B4	ONE BEEP
3D	LOAD ALTER REG. WITH CMOS VALUE	B6	CHECK PASSWORD (OPTION)
42	INIT. INTERRUPT VECTOR	B7	ACPI INIT
44	INIT. BIOS INTERRUPT	BA	DMI INIT
46	CHECK ROM COPYRIGHT NOTICE	BE	CLEAR SCREEN
47	INIT. I20 SUPPORT IF INSTALLED	C0	TRY BOOT WITH INT19
48	CHECK VIDEO CONFIGURE AGAINST CMOS	D0	INTERRUPT HANDLER ERROR
49	INIT. PCI BUS AND DEVICE	D2	UNKNOWN INTERRUPT ERROR
4A	INIT. ALL VIDEO BIOS ROM	D4	PENDING INTERRUPT ERROR
4C	SHADOW VIDEO BIOS ROM	D6	SHUTDOWN 5
50	DISPLAY CPU TYPE AND SPEED	D8	SHUTDOWN ERROR
52	TEST KEYBOARD	DA	EXTENDED BLOCK MOVE
54	SET KEYCLICK IF ENABLED	DC	SHUTDOWN 10
56	ENABLE KEYBOARD	89	ENABLE NMI
58	TEST FOR UNEXPECTED INTERRUPTS	90	INIT. HDD CONTROLLER
5A	DISPLAY "PRESS SETUP"	91	INIT. LOCAL BUS HDD CONTROLLER
5C	TEST RAM BETWEEN 512K AND 640K	92	JUMP TO USER PATCH 2
60	TEST EXTENDED MEMORY	94	DISABLE A20 ADDRESS LINE
62	TEST EXTENDED MEMORY ADDRESS LINE	96	CLEAR HUGE ES SEGMENT REG.
64	JUMP TO USER PATCH 1	98	SEARCH FOR OPTION ROMS

DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO SPI ROM SPI ROM	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT		March 5, 2007 2:44:01 PM	PAGE 25 OF 60	




Graphic Memory I/F
(Using FBC Channel)




Use for G72M, don't need for G73M.

DRAW	SE Lee	DATE	3/5/2007	TITLE OSLO EXT GFX EXT GFX CHIP (2/4)	SAMSUNG ELECTRONICS	
CHECK		DEV. STEP	MP		PART NO. BA41-#####A	
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT	March 5, 2007 2:44:01 PM			



DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO	SAMSUNG	
CHECK		DEV. STEP	MP		EXT GFX	ELECTRONICS	
APPROVAL		REV	1.0		EXT GFX CHIP (3/4)	PART NO.	BA41-#####
MODULE CODE		LAST EDIT		March 5, 2007 2:44:01 PM	PAGE	28	OF 60




DRAW	SE Lee	DATE	3/5/2007	TITLE		OSLO		SAMSUNG	
CHECK		DEV. STEP	MP			EXT GFX		ELECTRONICS	
APPROVAL		REV	1.0			EXT GFX CHIP (4/4)		PART NO.	BA41-#####A
MODULE CODE	LAST EDIT		March 5, 2007 2:44:01 PM			PAGE	29	OF 60	

Need to modify


	R677	R80	R78	R79
72M-V	no-stuff	stuff	stuff	stuff
72M	stuff	no-stuff	no-stuff	no-stuff
73M	stuff	no-stuff	no-stuff	no-stuff


	R680	R78	R81	R82
SS 256Mb	stuff	no-stuff	stuff	no-stuff
INF 256Mb	stuff	no-stuff	no-stuff	stuff
SS 512Mb	no-stuff	stuff	stuff	no-stuff
INF 512Mb	no-stuff	stuff	no-stuff	stuff





NB8X

Straps	Pin # (Rev.A02)	Descriptions
SUB_VENDOR	MIOAD(1)	0 : No BIOS 1 : Read from BIOS(Default)
RAMCFG(3:0) [9,8,1,0]	MIOB(9) MIOB(8) MIOB(1) MIOB(0)	0111 : samsung GDDR3 256Mbit 0101 : infineon GDDR3 256Mbit 0011 : samsung GDDR3 512Mbit 0001 : infineon GDDR3 512Mbit
CRYSTAL	MIOB(2)	0 : 27 MHz (Default) 1 : Reserved
TV_MODE(2:0)	MIOB(6) MIOAD(10) MIOAD(7)	000 : NTSC M 001 : NTSC J (default) 010 : PAL M 011 : PAL N 100 : PAL CN 101 : PAL BDGHI 110 : Reserved 111 : Reserved
PCI_DEVID(4:0) [CTL3, 11,3,5,4]	CTL 3 MIOB(11) MIOB(3) MIOB(5) MIOB(4)	NB8P-GS : 0x0407 (0111) NB8P-SE : 0x425 (0101) NB8M-GS : 0x427 (0111) 73M : 0X0398
ROM_TYPE(1:0)	MIOBVSYN MIOB(10)	No ROM (NC)
USER STRAP	MIOAD(5:2)	EDID

DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO EXT GFX STRAP	
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT	March 5, 2007 2:44:01 PM		PAGE	30 OF 60







DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO EXT GFX GDDR3	SAMSUNG ELECTRONICS PART NO. BA41-#####
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
March 5, 2007 2:44:01 PM						PAGE 32 OF 60

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

http://laptopblue.vn




HDCP ROM








DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO EXT GFX HDCP ROM	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####A
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	33	OF 60

SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

<http://laptopblue.vn>


DRW	SE Lee	DATE	3/5/2007	TITLE	OSLO LCD	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO.
APPROVAL		REV	1.0	LCD OPTION & LCD VDDEN		BA41-#####
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	34	OF 60



DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO VIDEO	SAMSUNG ELECTRONICS
CHECK	CHO, KS	DEV. STEP	MP			
APPROVAL	KOO, JG	REV	1.0		CRT & option	PART NO. BA41-#####
MODULE CODE		LAST EDIT		March 5, 2007 2:44:01 PM	PAGE 35	OF 60

SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

http://laptopblue.vn




DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO VIDEO HDMI	SAMSUNG ELECTRONICS PART NO. BA41-#####
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
March 5, 2007 2:44:01 PM						PAGE 36 OF 60


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO.'S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


http://laptopblue.vn



DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO CARD BUS CONTROLLER R5C843(1/2)	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####A
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
				March 5, 2007 2:44:01 PM	PAGE 37	OF 60






DRAW	SE Lee	DATE	3/5/2007	TITLE OSLO CARD BUS CONTROLLER R5C843(2/2)	SAMSUNG ELECTRONICS	
CHECK		DEV. STEP	MP		PART NO. BA41-#####A	
APPROVAL		REV	1.0			
MODULE CODE	undef:ned	LAST EDIT	March 5, 2007 2:44:01 PM			PAGE





DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO CARD BUS CONTROLLER 4-I ONE CONNECTOR	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	39	OF 60

WLAN, 7mm





ROBSON or DVB-T, 4mm



DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO WIRELESS MINI CARD	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	40	OF 60


Main to HDD

Main to Swap B'd





	SATA_DET*	ODD (IDE)	2nd HDD (IDE)
If SATA Detected	0	CSEL(#47) : Open (Master)	CSEL(#28) : GND (Master)
If SATA not Detected	1	CSEL(#47) : GND (Slave)	CSEL(#28) : Open (Slave)



DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO HDD & ODD HDD & ODD	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####A
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
				March 5, 2007 2:44:01 PM	PAGE 41	OF 60




DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO HD AUDIO ALC262	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	42	OF 60



INTERNAL STEREO SPEAKERS



DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO HD AUDIO AUDIO POWER & SPEAKER	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
				March 5, 2007 2:44:01 PM	PAGE 43	OF 60




DRW	SE Lee	DATE	3/5/2007	TITLE	OSLO HD AUDIO MONO MIC	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	44	OF 60

HEADPHONE




DRAW	SE Lee	DATE	3/5/2007	TITLE		SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0	HEAD PHON & MIC JACK		PART NO. BA11-#####A
MODULE CODE	LAST EDIT		March 5, 2007 2:44:01 PM		PAGE	45 OF 60

AUDIO POWER




DRW	SE Lee	DATE	3/5/2007	TITLE	OSLO HD AUDIO AUDIO AMP POWER	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	46	OF 60




DRAW	SE Lee	DATE	3/5/2007	TITLE		SAMSUNG ELECTRONICS	
CHECK		DEV. STEP	MP				
APPROVAL		REV	1.0				
MODULE CODE		LAST EDIT		March 5, 2007 2:44:01 PM		PAGE	47 OF 60

http://laptopblue.vn


The distance between LAN controller
and transformer is designed to extend less than two inches




Place near to the Marvell chip.



2 PORT USB CONNECTOR




1 PORT USB CONNECTOR




DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO WIRED LAN RJ45 USB & MODEM	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	48	OF 60

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.




DRWN	SE Lee	DATE	3/5/2007	TITLE	OSLO MICOM H8S-2110B	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
				PART NO.		BA11-#####A


KEYBOARD




CAMERA





LID_SWITCH



TOUCHPAD




Bluetooth Interface





DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO KEYBOSARD CONNECTORS	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
				March 5, 2007 2:44:01 PM	PAGE 50 OF 60	






MICOM RESET



ADAPTERIN/CHARGING LED




DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO LED LOGICS LED LOGICS	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
				March 5, 2007 2:44:01 PM	PAGE 51	OF 60



DRAW	SE Lee	DATE	3/5/2007	OSLO POWER SWITCHED POWER	SAMSUNG ELECTRONICS	
CHECK		DEV. STEP	MP		PART NO.: BA41-#####	
APPROVAL		REV	1.0			
MODULE CODE	undefined	LAST EDIT		March 5, 2007 2:44:01 PM	PAGE	52 OF 60


THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

h t t p : // l a p t o p b l u e . v n



DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO POWER ISL6227	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT	March 5, 2007 2:44:01 PM			
				PART NO.	BA41-#####	


DDR2 Power





DRW	SE Lee	DATE	3/5/2007	TITLE	OSLO POWER DDR2 POWER	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-####A
APPROVAL		REV	1.0			
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	54	OF 60

THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO'S PROPERTY.
NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.


CHARGER & POWER MANAGEMENT








GFX CORE [SEMTECH]



P2.5V POWER





DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO POWER GFX CORE VRM	SAMSUNG ELECTRONICS
CHECK		DEV. STEP	MP			PART NO. BA41-#####
APPROVAL		REV	1.0			
MODULE CODE	undefined	LAST EDIT	March 5, 2007 2:44:01 PM	PAGE	58	OF 60

For KBD support

REV500
1 ○
2○ ○3

PCB REVISION CONTROL (ICT)				
NO	CONNECTION	DATE(YY/MM/DD)	REVISION	STEP
1	N.C.			
2	1-2			
3	2-3			
4	3-1			
5	1-2-3			
6	N.C.			
7	1-2			
8	2-3			
9	3-1			
10	1-2-3			



```

A0D3_SEL                                CB83_CPAR
AUD3_BLK                                CB83_CPERR#
AUD3_BEEP                                CB83_CREQ#
AUD3_C0#                                CB83_CRST#
AUD3_C10#                                CB83_CSER#
AUD3_RST#                                CB83_CSTOP#
AUD3_SDIO                                CB83_CSISCHG
AUD3_SDO                                CB83_CTRD#
AUD3_SMDH#                              CB83_CVS1
AUD3_SPDIF_OUT                          CB83_CVS2
AUD3_SPKR                                CB83_MD_CLK
AUD3_SSN                                CB83_MD_DATA0..MSD10
AUD3_TL                                  CB83_MD_DATA1
AUD5_HP_0_R                              CB83_MD_DATA2
AUD5_L1NE_0_L                            CB83_MD_DATA3
AUD5_L1NE_0_R                            CB83_MD_DATA4_XD
AUD5_0_R                                  CB83_MD_DATA5
AUD5_M1C1_R                              CB83_MD_DATA6
AUD5_M1C1_VREF_L                        CB83_MD_DATA7_XD
AUD5_M1C1_VREF_R                        CB83_MD_VCCEN
AUD5_M1C2_L                              CB83_MD_XD_0_L
AUD5_M1C2_R                              CB83_MD_XD_0_E
AUD5_M1C2_VREF                          CB83_MD_XD_1_L
AUD5_SENS_A                              CB83_MD_XD_1_P
AUD5_SENS_B                              CB83_MD_XD_2_P
AUD5_SENS_C                              CB83_MD_XD_3_P
AUD5_SENS_MIC#                          CB83_MS_05_CMD
                                         CB83_MS_INS_XD_0#

```

[illegible]

CBX53.CPAP
 CBX53.CPFR#
 CBX53.CRFQ#
 CBX53.CRS1#
 CBX53.CRS2#
 CBX53.CST0P#
 CBX53.CST5CGH
 CBX53.CSTRDY#
 CBX53.CVS1
 CBX53.CVS2
 CBX53.MD.CLK
 CBX53.MD.DAT0A.SD.SD10
 CBX53.MD.DAT1
 CBX53.MD.DAT2
 CBX53.MD.DAT3
 CBX53.MD.DAT4.XD
 CBX53.MD.DAT5.XD
 CBX53.MD.DAT6.XD
 CBX53.MD.DAT7.XD
 CBX53.MD.VCCEN
 CBX53.MD.XD.ALE
 CBX53.MD.XD.CLE
 CBX53.MD.XD.WP#
 CBX53.MS.BS.SD.CMD
 CBX53.MS.BS.SD.CD#
 CBX53.SD.CLK.XD#
 CBX53.SD.WP.XD.R.B#
 CBX53.VCC3EN#
 CBX53.VCC5EN#
 CBX53.VEN0
 CBX53.VPPEN1
 CHP3.BIOS.CR#
 CHP3.CL.CLK.0
 CHP3.CL.RST#1.0
 CHP3.CL.RST#1.1
 CHP3.DP.DPLWR
 CHP3.EXTCFX#
 CHP3.GP10I2
 CHP3.GP10I8
 CHP3.GP10I29
 CHP3.GP10I29
 CHP3.GP10I37
 CHP3.INTRU0R#
 CHP3.LINVTREN
 CHP3.LINVTREN.SLP
 CHP3.PC1STPR
 CHP3.TCR1RST#
 CHP3.SATA0ALREQ#
 CHP3.SATA0ALREQ.SLP
 CHP3.SER1R0
 CHP3.SLP#S3#
 CHP3.SLP#S4#
 CHP3.SLP#S5#
 CHP3.SUS1AT1#
 CLK1.DREFSSCLK#_R
 CLK3.DBGLPC
 CLK3.FN48
 CLK3.GFX_27M
 CLK3.GFX_27M_SS
 CLK3.ICH14
 CLK3.POLKBC
 CLK3.POLKBC1CH
 CLK3.POLK1CMON
 CLK3.PW6CD
 CLK3.XUS48#
 CPU1.AZ0M#
 CPU1.AZ0S#
 CPU1.BNR#
 CPU1.BPR1#
 CPU1.BRE0#
 CPU1.DEFER#
 CPU1.DEFER#
 CPU1.DPRSTP#
 CPU1.DPSLP#
 CPU1.DPR#
 CPU1.DPRDY#

```

CPU01_FERR#
CPU01_HIT#
CPU01_HITM#
CPU01_I0NNE#
CPU01_INTR#
CPU01_LOCK#
CPU01_NM1#
CPU01_P0R#
CPU01_PWRGDCPU
CPU01_RS0#
CPU01_RS1#
CPU01_RS2#
CPU01_SL#P#
CPU01_SMI#
CPU01_STPCLK#
CPU01_T0K#
CPU01_T0T1#
CPU01_THRMTRIP#
CPU01_TMS#
CPU01_TRDY#
CPU01_TSDI#
CPU01_VCCSENSE
CPU01_VSSSENSE
CPU02_THEM0A
CPU02_THEM0C
CPU02_THRMTRIP#
CPU02_CORE_HG1
CPU02_CORE_LG1
CPU02_CORE_PHASE
CR01_000#
CR01_001#
CR01_002#
CR01_003#
CR01_004#
CR01_005#
CR01_006#
CR01_007#
CR01_008#
CR01_009#
CR01_010#
CR01_011#
CR01_012#
CR01_013#
CR01_014#
CR01_015#
CR01_016#
CR01_017#
CR01_018#
CR01_019#
CR01_020#
CR01_021#
CR01_022#
CR01_023#
CR01_024#
CR01_025#
CR01_026#
CR01_027#
CR01_028#
CR01_029#
CR01_030#
CR01_031#
CR01_032#
CR01_033#
CR01_034#
CR01_035#
CR01_036#
CR01_037#
CR01_038#
CR01_039#
CR01_040#
CR01_041#
CR01_042#
CR01_043#
CR01_044#
CR01_045#
CR01_046#
CR01_047#
CR01_048#
CR01_049#
CR01_050#
CR01_051#
CR01_052#
CR01_053#
CR01_054#
CR01_055#
CR01_056#
CR01_057#
CR01_058#
CR01_059#
CR01_060#
CR01_061#
CR01_062#
CR01_063#
CR01_064#
CR01_065#
CR01_066#
CR01_067#
CR01_068#
CR01_069#
CR01_070#
CR01_071#
CR01_072#
CR01_073#
CR01_074#
CR01_075#
CR01_076#
CR01_077#
CR01_078#
CR01_079#
CR01_080#
CR01_081#
CR01_082#
CR01_083#
CR01_084#
CR01_085#
CR01_086#
CR01_087#
CR01_088#
CR01_089#
CR01_090#
CR01_091#
CR01_092#
CR01_093#
CR01_094#
CR01_095#
CR01_096#
CR01_097#
CR01_098#
CR01_099#
CR01_100#
CR01_101#
CR01_102#
CR01_103#
CR01_104#
CR01_105#
CR01_106#
CR01_107#
CR01_108#
CR01_109#
CR01_110#
CR01_111#
CR01_112#
CR01_113#
CR01_114#
CR01_115#
CR01_116#
CR01_117#
CR01_118#
CR01_119#
CR01_120#
CR01_121#
CR01_122#
CR01_123#
CR01_124#
CR01_125#
CR01_126#
CR01_127#
CR01_128#
CR01_129#
CR01_130#
CR01_131#
CR01_132#
CR01_133#
CR01_134#
CR01_135#
CR01_136#
CR01_137#
CR01_138#
CR01_139#
CR01_140#
CR01_141#
CR01_142#
CR01_143#
CR01_144#
CR01_145#
CR01_146#
CR01_147#
CR01_148#
CR01_149#
CR01_150#
CR01_151#
CR01_152#
CR01_153#
CR01_154#
CR01_155#
CR01_156#
CR01_157#
CR01_158#
CR01_159#
CR01_160#
CR01_161#
CR01_162#
CR01_163#
CR01_164#
CR01_165#
CR01_166#
CR01_167#
CR01_168#
CR01_169#
CR01_170#
CR01_171#
CR01_172#
CR01_173#
CR01_174#
CR01_175#
CR01_176#
CR01_177#
CR01_178#
CR01_179#
CR01_180#
CR01_181#
CR01_182#
CR01_183#
CR01_184#
CR01_185#
CR01_186#
CR01_187#
CR01_188#
CR01_189#
CR01_190#
CR01_191#
CR01_192#
CR01_193#
CR01_194#
CR01_195#
CR01_196#
CR01_197#
CR01_198#
CR01_199#
CR01_200#
CR01_201#
CR01_202#
CR01_203#
CR01_204#
CR01_205#
CR01_206#
CR01_207#
CR01_208#
CR01_209#
CR01_210#
CR01_211#
CR01_212#
CR01_213#
CR01_214#
CR01_215#
CR01_216#
CR01_217#
CR01_218#
CR01_219#
CR01_220#
CR01_221#
CR01_222#
CR01_223#
CR01_224#
CR01_225#
CR01_226#
CR01_227#
CR01_228#
CR01_229#
CR01_230#
CR01_231#
CR01_232#
CR01_233#
CR01_234#
CR01_235#
CR01_236#
CR01_237#
CR01_238#
CR01_239#
CR01_240#
CR01_241#
CR01_242#
CR01_243#
CR01_244#
CR01_245#
CR01_246#
CR01_247#
CR01_248#
CR01_249#
CR01_250#
CR01_251#
CR01_252#
CR01_253#
CR01_254#
CR01_255#
CR01_256#
CR01_257#
CR01_258#
CR01_259#
CR01_260#
CR01_261#
CR01_262#
CR01_263#
CR01_264#
CR01_265#
CR01_266#
CR01_267#
CR01_268#
CR01_269#
CR01_270#
CR01_271#
CR01_272#
CR01_273#
CR01_274#
CR01_275#
CR01_276#
CR01_277#
CR01_278#
CR01_279#
CR01_280#
CR01_281#
CR01_282#
CR01_283#
CR01_284#
CR01_285#
CR01_286#
CR01_287#
CR01_288#
CR01_289#
CR01_290#
CR01_291#
CR01_292#
CR01_293#
CR01_294#
CR01_295#
CR01_296#
CR01_297#
CR01_298#
CR01_299#
CR01_300#
CR01_301#
CR01_302#
CR01_303#
CR01_304#
CR01_305#
CR01_306#
CR01_307#
CR01_308#
CR01_309#
CR01_310#
CR01_311#
CR01_312#
CR01_313#
CR01_314#
CR01_315#
CR01_316#
CR01_317#
CR01_318#
CR01_319#
CR01_320#
CR01_321#
CR01_322#
CR01_323#
CR01_324#
CR01_325#
CR01_326#
CR01_327#
CR01_328#
CR01_329#
CR01_330#
CR01_331#
CR01_332#
CR01_333#
CR01_334#
CR01_335#
CR01_336#
CR01_337#
CR01_338#
CR01_339#
CR01_340#
CR01_341#
CR01_342#
CR01_343#
CR01_344#
CR01_345#
CR01_346#
CR01_347#
CR01_348#
CR01_349#
CR01_350#
CR01_351#
CR01_352#
CR01_353#
CR01_354#
CR01_355#
CR01_356#
CR01_357#
CR01_358#
CR01_359#
CR01_360#
CR01_361#
CR01_362#
CR01_363#
CR01_364#
CR01_365#
CR01_366#
CR01_367#
CR01_368#
CR01_369#
CR01_370#
CR01_371#
CR01_372#
CR01_373#
CR01_374#
CR01_375#
CR01_376#
CR01_377#
CR01_378#
CR01_379#
CR01_380#
CR01_381#
CR01_382#
CR01_383#
CR01_384#
CR01_385#
CR01_386#
CR01_387#
CR01_388#
CR01_389#
CR01_390#
CR01_391#
CR01_392#
CR01_393#
CR01_394#
CR01_395#
CR01_396#
CR01_397#
CR01_398#
CR01_399#
CR01_400#
CR01_401#
CR01_402#
CR01_403#
CR01_404#
CR01_405#
CR01_406#
CR01_407#
CR01_408#
CR01_409#
CR01_410#
CR01_411#
CR01_412#
CR01_413#
CR01_414#
CR01_415#
CR01_416#
CR01_417#
CR01_418#
CR01_419#
CR01_420#
CR01_421#
CR01_422#
CR01_423#
CR01_424#
CR01_425#
CR01_426#
CR01_427#
CR01_428#
CR01_429#
CR01
```

[illegible]

```

MAX8734_FB3
MAX8734_FB5

MCH1_HVREF
MCH1_HXSWING
MCH3_BMBUSY#
MCH3_CLKREQ#
MCH3_CL_VREF
MCH3_EXTTS0#
MCH3_EXTTS1#
MCH3_ICHSNC#
MDC3_BCLK
MDC3_RST#
MDC3_SDO1
MDC3_SDO
MDC3_SYNC
MEM1_VREF
MIN3_CLKREQ#
MIO3_BUTTON#

```

P03_3V_PWRGD
P03_3V_ALU_WBST

P03_3V_ALU_PHASE
P05_0V_AUX_HG
P05_0V_AUX_LG
P05_0V_AUX_PHASE
PC12_AD(9)
PC12_AD(17)
PC12_AD(10)
PC12_AD(11)
PC12_AD(12)
PC12_AD(13)
PC12_AD(14)
PC12_AD(15)
PC12_AD(16)
PC12_AD(18)
PC12_AD(19)
PC12_AD(20)
PC12_AD(21)
PC12_AD(22)
PC12_AD(23)
PC12_AD(24)
PC12_AD(25)
PC12_AD(26)
PC12_AD(27)
PC12_AD(28)
PC12_AD(29)
PC12_AD(3)
PC12_AD(30)
PC12_AD(31)
PC12_AD(4)
PC12_AD(5)
PC12_AD(6)
PC12_AD(7)
PC12_AD(8)
PC12_AD(9)
PC12_CBE0(0)
PC12_CBE1(1)
PC12_CBE2(2)
PC12_CBE3(3)
PC12_CLKRUN#
PC12_DVSSEL#
PC12_FRAME#
PC12_HDMI_DATA#
PC12_INTA#
PC12_INTB#
PC12_INTC#
PC12_INTD#
PC12_IRQD#
PC12_PAR#
PC12_PERREQ#
PC12_RSTB#
PC12_REQ0#
PC12_RST#
PC12_SERREQ#
PC12_STOP#
PC12_TCKEN#
PC12_TRCDODON#
PEG3_MIOB(0)
PEG3_MIOB(1)
PEG3_MIOB(11)
PEG3_MIOB(12)
PEG3_MIOB(4)
PEG3_MIOB(5)
PEG3_MIOB(8)
PEG3_MIOB(9)
PEG3_MIOB(C1)

```

OPEX3.WAKE#
OPLT3.RST#
OPLT3.RST_ORG#


OSC452.CS1#
OSC452.CSRROUT

OSMB3.ALERT#
OSMB3.CLK
OSMB3.DATA
OSMB3.ME.CLK
OSMB3.ME.DATA
OSPI3.CLK
OSPI3.CS0#
OSPI3.CS1#
OSPI3.MISO
OSPI3.MOST
OSPK5.
OSPK5.L
OSPK5.R+
OSPK5.R-
OSPK5.R
OSPK5.ALERT#
OTHM3.SP1#
OTL.L_BUTTON#
OTL.TUITION#
OVCCP3.PWRGD
OVCCP3.CPU_PWRGD
OWLON.LED#
QD_7V00DA
QVDC.ADPT
QVDC.ADPT
QVDC.ADPT
QVDC.INV
QVDC.INV
QVDC.INV
QVDC.INV
QVDC.INV

```

```
C0_7VDDQD0A
C0_7VDDQD0A
C0_7VDDQD0A
C0_7VDDQD0C
C0_7VDDQD0C
C0_7VDDQD0C
C0_7VDDQD0C
C0B_MD_VCC0
C0B_MD_VCC0
C0B_MD_VCC0
C0B_VCCA
C0B_VCCA
C0B_VCCA
C0B_VPPA
C0B_VPPA
C0B_VPPA
C0B_VPPA
CHG_REF
CPU_CORE
CPU_CORE
CPU_CORE
CFG_X_CORE
CFG_X_CORE
CFG_X_CORE
CFG_X_CORE
CG_CHG
CG_CHG
CG_CHG
CG_DDR
CG_DDR
CG_DDR
CG_DFX
CG_GFX
CG_GFX
CG_GFX
CG_MIC
CG_MIC
CG_MIC
CG_P1.95V
CG_P1.95V
CG_P1.95V
CG_P1.95V
CG_P1.5V
CG_P1.5V
CG_P3.3V
CG_P3.3V
CG_P3.3V
CLCD_VDD3V
CLCD_VDD3V
CLCD_VDD3V
CLCD_VDD3V
CLDO_P5_4V
CLDO_P5_4V
CP0_9V
CP0_9V
CP0_9V
CP0_9V
CP0_9V
P1.95V
P1.95V
P1.95V
P1.95V
P1.95V_PEP
P1.95V_PEP
P1.95V_PEP
P1.95V_PEP
P1.95V_PEP
```

OP1_25V
OP1_25V
OP1_25V
OP1_2V
OP1_2V
OP1_2V
OP1_2V
OP1_2V_LAN
OP1_2V_LAN
OP1_2V_LAN
OP1_2V_LAN
OP1_5V
OP1_V
OP1_5V
OP1_5V
OP1_8V
OP1_8V
OP1_8V
OP1_8V_AUX
OP1_8V_AUX
OP1_8V_AUX
OP1_8V_P2_5V_LAN
OP1_8V_P2_5V_LAN
OP1_8V_P2_5V_LAN
OP1_8V_P2_5V_LAN
OP12_0V_ALW
P12_0V_ALW
P12_0V_ALW
P12_0V_ALW
P2_5V
P2_5V
P2_5V
P2_5V
P2_5V
P3_3V
P3_3V
P3_3V
P3_3V_MICOM
P3_3V_MICOM
P3_3V_MICOM
P3_3V_MICOM
P3_3V_MICOM_AUD
P4_75V_AUD
P4_75V_AUD
P4_75V_AUD
P5_0V
P5_0V
P5_0V
P5_0V_ALW
P5_0V_ALW
P5_0V_ALW
P5_0V_ALW
P5_0V_AMP
P5_0V_AMP
P5_0V_AMP
P5_0V_AMP
P5_0V_AUD
P5_0V_AUD
P5_0V_AUD
PRCTC_BAT
PRCTC_BAT
PRCTC_BAT
PRCTC_BAT
TMDS_PLLVD0
TMDS_PLLVD0
TMDS_PLLVD0
TMDS_PLLVD0
VCC_CRT
VCC_CRT
VCC_CRT
VCC_CRT
VDDC
VDDC
VDDC
VDDC
VDDC
VDDC_ADPT

DRAW	SE Lee	DATE	3/5/2007	TITLE	OSLO TP TP	
CHECK		DEV. STEP	MP			
APPROVAL		REV	1.0			
MODULE CODE		LAST EDIT				
				March 5, 2007 2:44:01 PM	PAGE	60 OF 60