

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION, 2009 ALL RIGHT RESERVED.

HSF Property: ROHS

ACER_BAP31U

MAIN BOARD

2009.05.13

Wednesday, May 20, 2009		A01
DATE	CHANGE NO.	REV

	EE	DATE	POWER	DATE	INVENTEC			
DRAWER					TITLE ACER_BAP31U			
DESIGN								
CHECK RESPONSIBLE								
SIZE=					I VER:			
FILE NAME: XXXXXXXXXX-XX					SIZE	CODE	DOC NUMBER	REV
P/N	XXXXXXXXXXXX				C	A01	D-CS-1310A2264501-ALG	A01
					SHEET	1	of	35

<http://hobi-elektronika.net>

1. Schematic Page Description

Montevina Schematic Ver : A02

1. Title

2. Schematic Page DESCR

3. Block Diagram

4. Annotations

5. Schematic Modify

6. Timing Diagram

7. Power Block Diagram

8. Adaptor in/Charge

9. 5VLA/5VA/3VA

10. 3VS/5VS/1.5V (DDR3)

11. 1.05VS/1.5S/1.8V/1.5VA

12. Power Latch/1.5VS/SCREW HOLE

13. CPU Core Power

14. GPU Core Power

15. Penryn Processor(1/2)

16. Penryn Processor(2/2)

17. CPU Thermal
18. Cantiga Host(1/6)

19. Cantiga DMI/Graph(2/6)

20. Cantiga DDRII(3/6)

21. Cantiga Power(4/6)

22. Cantiga Power(5/6)

23. Cantiga Ground(6/6)

24. Clock Generator

25. DDR3 SDRAM SO-DIMM0

26. DDR3 SDRAM SO-DIMM1

27. ICH9M CPU/IDE/SATA(1/4)

28. ICH9M PCI/PCIE/DMI/USB(2/4)

29. ICH9M GPIO(3/4)

30. ICH9M Power/GND(4/4)

31. LCD CNN/SATA/3G/WLAN


32. KBC ITE8512F

33. IO CN

34. IO CN

35. AUDIO CODEC

3. Block Diagram



Voltage Rails

DCIN	Primary DC system power supply
+5VLA	5.0V always on power rail by LATCH or ACIN
+5VA	5.0V always on power rail by ECPWON
+3VA	3.3V always on power rail by ECPWON
+5VS	5.0V switched power rail by SLP_S3#_3R
+3VS	3.3V switched power rail by SLP_S3#_3R
+1.8VS	1.8V switched power rail by SLP_S3#_3R
VCC CORE	Core Voltage for CPU
+1.05VS	1.05V power rail for AGTL+ termination/Core for GMCH by SLP_S3#_3R
+1.25VS	1.25V switched power rail by SLP_S3#_3R
+1.5VS	1.5V power rail for CPU PLL/DMI;PCIE;DDRIII DLLs for GMCH/Core;PCIE for ICH9m by SLP_S3#_3R
+1.5V	1.5V power rail for DDRII by SLP_S5#_3R
0.75VDDT_DDRIII	0.75V DDRII Termination Voltage by SLP_S3#_3R

Part Naming Conventions

- C = Capacitor
- CN = Connector
- D = Diode
- F = Fuse
- L = Inductor
- Q = Transistor
- R = Resistor
- RP = Resistor Pack
- U = Arbitrary Logic Device
- Y = Crystal and Osc

Net Name Suffix

- # = Active Low signal

5. Board Stack up Description

PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Differential Impedance for Microstrip	Differential Impedance for Stripline
Host Clock	95 ohm +/- 20%	95 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	95 ohm +/- 20%
DDR3 CLK	75 ohm +/- 20%	75 ohm +/- 20%
DDR3 Strobe	90 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	95 ohm +/- 20%
PCIE Bus	95 ohm +/- 20%	95 ohm +/- 20%
SDVO	95 ohm +/- 20%	95 ohm +/- 20%
SATA	95 ohm +/- 20%	95 ohm +/- 20%
USB	90 ohm +/- 20%	90 ohm +/- 20%
LVDS	95 ohm +/- 20%	95 ohm +/- 20%
Lan	95 ohm +/- 20%	95 ohm +/- 20%

Power Rail	Termination	Voltage	S0 Current
VCC_CORE	Penryn SFF PLL LFM:	1.3319V-1.4375V-1.4591V 0.9221V-0.9625V-0.9739V	18A
1.05VS	Penryn SFF : AGTL+ termination Cantiga GS: Core Cantiga GS: PCIE Cantiga GS:Core+IMEL+HSIO Cantiga GS:VCC_GMCH Cantiga GS:VCCA_SM_CK and NCTF Cantiga GS:VCC_DMI Cantiga GS:VCCA_SM Cantiga GS:VTT ICH9M:VCC1_05 ICH9M:DMI ICH9M:CPU_IO	1V-1.05V-1.10V 0.997V-1.05V-1.102V 0.9975V-1.05V-1.1025V 0.9975V-1.05V-1.1025V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V	4.5A 8.7A 1.78A 2.898A 10.154A 37.95mA 456mA 747.5mA 852mA 1.634A 48mA 2mA
1.5VS	Penryn SFF PLL Cantiga GS: QDAC Cantiga GS: LVDS Cantiga GS: TVDAC Cantiga GS: Various PLLS analog supply Cantiga GS: VCC_SM_CK Cantiga GS: VCC_SM ICH9M:PCIE_ICH ICH9M:SATA_ICH ICH9M:VCC_GLAN Mini Card: Express Card:	1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.71V-1.8V-1.89V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V	130mA 0.5mA 60.31mA 35mA 485mA 149.5mA 3.1625A 646mA 1.342A 80mA
1.5V	Cantiga GS: DDRIII System Memory	1.425V-1.5V-1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDRIII	DDRIII:DDRIII Terminator:	0.7125V-0.75V-0.7875V	1.0A
3VS	Cantiga GS: HV CMOS Cantiga GS: VCCS_TVDAC ICH9M:VCC3_3 ICH9M:VCCGLAN3_3 Thermal Sensor: Mini Card: UMTS Express Card: CLK Generator: ICS9LPRS365BKFLT Mini Card: WirelessLan Bluetooth: Super I/O: IT8305E Azalia Codec: ALC262 Azalia MDC:	3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.6V 3.0V-3.3V-3.6V	105.3mA 78mA 308mA 1mA 5mA 1.3A 500mA
1.8VS	DVI	3.0V-3.3V-3.6V	120mA
3VA	ICH9M: RTC ICH9M:VCCSUS3_3 ICH9M:VCCCL3_3 ICH9M:VCCLAN3_3 LCD: Lan:AR8131 Azalia MDC: Flash ROM: BIOS	2V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.0V-3.3V-3.6V	6uA 212mA 73mA 78mA 2A 1A
5VS	Cardreader: RTS5159 Azalia Codec: ALC269 HDD: SATA ODD: SATA Audio AMP: G1432 Inverter: WebCam	3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V	Max: 1.5A ; R/W: 460mA ; STDBY: 70mA Max: 1.5A ; R/W: 900mA ; STDBY: 45mA
5VA	USB: x 2 ports USB	5VA 5VA	1A 2A 1.5A
5VLA	Control Power		
3VLA	EC: ITE8512E	3.0V-3.3V-3.6V	300mA

INVENTEC

TITLE
BAP31U

ANNOTATIONS

SIZE Custom
CODE AX1
DOC NUMBER D-CS-1310A2284501-ALG
REV A01


6.Schematic modify Item and History :

<http://hobi-elektronika.net>

INVENTEC				
TITLE BAP31U				
Schematic Modify				
SIZE Custom	CODE AX1	DOC NUMBER D-CS-1310A2284501-ALG	REV A01	
SHEET		1	2	35


Power on/off sequence AC insert (without Battery Pack)

Power on sequence Power off sequence




Power on/off sequence Battery insert
(without AC adapter)

Power on sequence Power off sequence




Power on/off sequence AC insert (with charge over 95%)

Power on sequence Power off sequence




Power on/off sequence AC insert (without charge over 95%)

Power on sequence Power off sequence




Suspend And Resume Sequence (S3)

Suspend sequence Resume sequence



Power on/off sequence after windows shoutdown (WOL enable)

Suspend sequence Resume sequence



INVENTEC


DATE Wednesday, May 20, 2009


TIME Diagram

REV A01



Power Block Diagram

<http://hobi-elektronika.net>











http://hobi-elektronika.net



10,19,21,22,25,26 1.5V





TITLE
BAP31U


Power on latch

SIZE	CODE	DOC. NUMBER	
Custom	AX1	D-CS-1310A2264501-ALG	

CHANGE by	Harry Chen	DATE	Wednesday, May 20, 2009
-----------	------------	------	-------------------------












THERMAL SENSOR



Fan control








When the display is completely white , the RGB voltage is between 665mV to 770mV by VESA Spec
If meet , CRT_IREF resistor value is optimal

INTEL SPEC : 75nF ~ 200nF


TMDS_TXN0	C291	0.1uF 10V 10% 0402 X7R	TMDS_TXN0 34
TMDSB_TXP0	C290	0.1uF 10V 10% 0402 X7R	TMDS_TXP0 34
TMDS_TXN1	C293	0.1uF 10V 10% 0402 X7R	TMDS_TXN1 34
TMDSB_TXP1	C292	0.1uF 10V 10% 0402 X7R	TMDS_TXP1 34
TMDS_TXN2	C295	0.1uF 10V 10% 0402 X7R	TMDS_TXN2 34
TMDSB_TXP2	C294	0.1uF 10V 10% 0402 X7R	TMDS_TXP2 34
TMDS_TXN3	C297	0.1uF 10V 10% 0402 X7R	TMDS_CLKN 34
TMDSB_TXP3	C296	0.1uF 10V 10% 0402 X7R	TMDS_CLKP 34

INVENTEC


TITLE BAP31U Cantiga DMI/Graph2/6)			
SIZE Custom	CODE AX1	DOC.NUMBER D-CS-1310A2264501-ALG	REV A01
SHEET		19 of	35







M10, Cantiga SFF FCBGA 1363P INTEL
60180621701



M10, Cantiga SFF FCBGA 1363P INTEL
60180621701







By Tony

FSA	F5B	F5C	F5B CLOCK FREQUENCY	HOST CLOCK FREQUENCY
1	1	0	667	166
0	1	0	800	200
0	0	0	1067	266

ITP_EN = 0
SRC6 / SRC8
ITP_EN = 1
ITP / ITP#

27_SELECT = 0
Dot94 / LCD_SS / SS
27_SELECT = 1
SRC0 / 27MHz




CR#_A:	Byte 5 bit 6=0--->SRC0 bit 6=1--->SRC2	BIT 7=1 (Enable)
CR#_C:	Byte 5 bit 2=0--->SRC0 bit 2=1--->SRC2	BIT 3=1 (Enable)
CR#_B:	Byte 5 bit 4=0--->SRC1 bit 4=1--->SRC4	BIT 5=1 (Enable)
CR#_D:	Byte 5 bit 0=0--->SRC1 bit 0=1--->SRC4	BIT 1=1 (Enable)
CR#_E:	SRC6 (Byte 6)	BIT 7=1 (Enable)
CR#_F:	SRC8 (Byte 6)	BIT 6=1 (Enable)
CR#_G:	SRC9 (Byte 6)	BIT 5=1 (Enable)
CR#_H:	SRC10 (Byte 6)	BIT 4=1 (Enable)

INVENTEC
BAP31U


Clock Generator

SIZE	CODE	DOC NUMBER	REV
Custom	AX1	D-CS-1310A2284501-ALG	A01

SO-DIMMO




SO-DIMM1




http://hobi-elektronika.net

1. The ICH7m requires a length less than 1 inch on each branch (from crystal's terminal to RTCXn ball)
2. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
3. On FR-4, a 5-mils trace has approximately 2pF per inch
4. Trace signal coupling must limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and RTCX2
5. Ground guard plane is highly recommended







Check BIOS type




Rise edge : 1-2us
ICH9m Spec : less

EC_WAKEUP#	R208	10K 5%-1/6W-0402	
EC_SLP#	R175	10K 5%-1/6W-0402	
EC_BATLOW#	R406	8.2K 5%-1/6W-0402	
PCIE_WAKE#	R201	1K 5%-1/6W-0402	
KBC_SMI#	R389	10K 5%-1/6W-0402	
10,11,12,13,14,15,17,19,22,24,25,26,27,28,30,31,32,33,34,35			
PCI_SERIRQ	R259	8.2K 5%-1/6W-0402	
PCI_THRPE#	R190	8.2K 5%-1/6W-0402	
PCI_CLKRUN#	R260	8.2K 5%-1/6W-0402	
MS_ID0	R407	10K 5%-1/6W-0402	
MB_ID3	R403	10K 5%-1/6W-0402	
MS_ID2	R400	10K 5%-1/6W-0402	
MB_ID1	R399	10K 5%-1/6W-0402	
SLID0	R396	10K 5%-1/6W-0402	
MB_ID3	R504	10K 5%-1/6W-0402	NUJ
MS_ID2	R503	10K 5%-1/6W-0402	NUJ
MS_ID1	R499	10K 5%-1/6W-0402	NUJ
MB_ID0	R495	10K 5%-1/6W-0402	NUJ


[illegible]




LVDS Interface




LCD brightness control




HDD I/F




PCIE Mini Card (WLAN)



PCIE Mini Card for 3G



SIM CARD slot



On Chip 5V to 3.3V regulator. No external regulator required
On-Chip power MOSFETs for supplying flash media card power.

INVENTEC

MLB31U


LCD CNN & WLAN & 3G

SIZE CODE DOCNUMBER REV

Custom AX1 D-CS-1310A2264501-ALG A01

SHEET 31 of 36

CHANGE by Harry Chen DATE Wednesday, May 20, 2009



To K/B(For JM31,BAP31)

SW Sensor BOARD(For JM31,SJM31)

SW (FOR JM31,BAP31)OK


SW (FOR SJM31)OK

OK

OK

INVENTEC				
TITLE				
BAP31U				
KBC ITE8512F/IO				
SIZE	CODE	DOC NUMBER		REV
Custom	AX1	D-CS-1310A2264501-ALG		A01
SHEET		32	of	35

TMB (GP) TO GP/B

[illegible]

Audio JACK+1USB)

6012B01324006
CN 30P FPC 88195-3041 ACES

C660 0.1uF 10V 10% 0402 X7R
C661 0.1uF 10V 10% 0402 X7R
C662 0.1uF 10V 10% 0402 X7R

30 3V5 10,11,12,13,14,15,17,19,22,24,25,26,27,28,29,30,31,32,34,35
29 3V5 9,10,11,12,13,27,28,29,30,31,32
28 0V5A 9,10,11,12,13,14,30,32,34

27
26
25 USB_PVREN 32,34
24 USB20_P2+ 28
23 USB20_P2- 28
22 USB20_P2- 28
21 SPDIFO 35
20 SPDIFO LID# 32
19 SPDIFO LID# 32
18
17 SPKOUTR+ 35
16 SPKOUTR- 35
15 SPKOUTL- 35
14 SPKOUTL+ 35
13 HPKOUTR 35
12 HPKOUTL 35
11 HPKOUTL 35
10 MICIN_R 35
9 MICIN_L 35
8 MICIN_L 35
7 DMIC_DATA 35
6 DMIC_CLK 35
5 SENSE_HP 34,35
4 SENSE_MIC 34,35
3
2
1


CN21

CN906
G1
G2
CN 6P FPC 88195-0541 ACES
6012B0317701


34,35 AU AGND

OK


CHANGE by	Harry Chen	DATE	Wednesday, May 20, 2009
-----------	------------	------	-------------------------




MB (RGB) TO IO/B




MB (SSD) TO IO/B




MB (LAN+HDMI+2USB) TO IO/B



MB (AUDIO) TO IO/B



MB (USB) TO IO/B



MB (CardReader) TO IO/B

