




# ZY7 SYSTEM BLOCK DIAGRAM








Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.




NB CLOCKS	RX780	RS780
HT_REFCLKP	100M DIFF	100M DIFF
HT_REFCLKN	100M DIFF	100M DIFF
REFCLK_P	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	100M DIFF	NC or 100M DIFF OUTP
GPPSB_REFCLK	100M DIFF	100M DIFF



New Card CLKREQ#



### Check Chipset Power Domain



R1004/R1005 (value may change)

	NB_OSC
RX780	1.8V 82.5R/130R
RS780	1.1V 158R/90.9R

RES CHIP 82.5 1/16W +1%(0402) --> CS08252FB11  
RES CHIP 130 1/16W +1%(0402)L-F --> CS11302FB15  
  
RES CHIP 158 1/16W +1%(0402) --> CS11582FB00  
RES CHIP 90.9 1/16W +1%(0402) --> CS09092FB15

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
	0	100 MHz spreading differential SRC clock
SEL_27	1	27MHz and 27M SS outputs
	0*	100 MHz SRC clock

\* default





### PROCESSOR HYPERTRANSPORT INTERFACE

VLDT\_Ax AND VLDT\_Bx ARE CONNECTED TO THE LDT\_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE




VLDT\_RUN

U25A

HT LINK



Athlon 64 S1g2 SOCKET\_638\_PIN  
Athlon 64 S1g2  
Processor Socket  
SOCKET\_638\_PIN



Note: on MCP77, (HT=+1.1V) and CPU(HT=+1.2V) and therefore cannot be connected to the same HT power rail.

### LAYOUT: Place bypass cap on topside of board



NEAR HT POWER PINS THAT ARE NOT CONNECTED DIRECTLY TO DOWNSTREAM HT DEVICE, BUT CONNECTED INTERNALLY TO OTHER HT POWER PINS  
PLACE CLOSE TO VLDT0 POWER PINS




Quanta Computer Inc.


PROJECT : ZY7

Size	Document Number	Rev
	AMD Griffin HT I/F	1A
Date:	Tuesday, November 27, 2007	Sheet 3 of 35


VDD\_VTT\_SUS\_CPU IS CONNECTED TO THE VDD\_VTT\_SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE



Athlon 64 S1g2 SOCKET\_638\_PIN  
Athlon 64 S1g2  
Processor Socket  
SOCKET\_638\_PIN








## Processor DDR2 Memory Interface








Athlon 64 S1g2 SOCKET\_638\_PIN  
Athlon 64 S1g2  
Processor Socket  
SOCKET\_638\_PIN








VFIX MODE		
SVC	SVD	Voltage Output(CPU Power)
0	0	1.4V
0	1	1.2V
1	0	1.0V
1	1	0.8V






Athlon 64 S1g2 SOCKET\_638\_PIN  
Athlon 64 S1g2  
Processor Socket  
SOCKET 638 PIN







signals	RS780	RX780
HT_TXCALP	R641 301ohm 1%	R641 1.21k ohm 1%
HT_TXCALN		
HT_RXCALP	R661 301 ohm 1%	R661 1.21k ohm 1%
HT_RXCALN		

**This block is for UMA RS780 only , RX780 can remove all component**





Need Check RGB Pull Low RES value!--1026



Change PU from +3V to VDDG\_NB.--1015

selects Loading of straps from EPROM

1 : use default vaule , default

0 : I2C Master can load strap values from EEPROM

if connected, or use default values if not connected

RX780 --RS780\_AUX\_CAL

RS780 -- SUS\_ATAT

RX780



Enables Debug Bus access through memory T/O pads and GPIO.

0 : Enable RS780 , Default

1 : Disable RS780 (RS780 use VSYNC#)

RS780



Indicates if memory Side port is available or not

0: available RS780 , Default


1: Not available RS780 (RS780 use HSYNC#)


RS780



For external EEPROM Debug only


RS780/RX780





RX780/RS780 POWER DIFFERENCE TABLE

PIN NAME	RX780	RS780	PIN NAME	RX780	RS780
VDDHT	+1.1V	+1.1V	IOPLLVD	NC	+1.1V
VDDHTRX	+1.1V	+1.1V	AVDD	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	AVDDOI	NC	+1.8V
VDDA18PCIE	+1.8V	+1.8V	AVDDQ	NC	+1.8V
VDDG18	+1.8V	+1.8V	PLLVD	NC	+1.1V
VDD18_MEM	NC	+1.8V	PLLVD18	NC	+1.8V
VDDPCIE	+1.1V	+1.1V	VDDA18PCIEPLL	+1.8V	+1.8V
VDDC	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V
VDD_MEM	NC	+1.8V/1.5V	VDDLTP18	NC	+1.8V
VDDG33	NC	+3.3V	VDDL18	NC	+1.8V
IOPLLVD18	NC	+1.8V	VDDL13	NC	NC



**Quanta Computer Inc.**  
PROJECT : ZY7

Size: Document Number  
**RX780/RS780-POWER 4/4**


Date: Tuesday, November 27, 2007 Sheet 11 of 35

PLACE THESE  
PCIE AC  
COUPLING CAPS  
CLOSE TO U600


To RS700

Add RES follow AMD checklist. --1015

25,35 PCIE\_RST\_EC# R522 33.4  
19 PCIE\_RST# R524 33.4  
19 NB\_PLTRST# R525 33.4  
19 NEWCARD\_RST# R523 33.4  
17 MXM\_RST# R521 33.4  
17 LAN\_RST# R520 33.4  
24 4IN1\_RST# R519 33.4 A\_RST# SB



1. PCIE Reference Clk(Ext Clk Gen)
2. A-link Clk to North Bridge(Int Clk Gen)



10 ALLOW\_LDTSTOP SB\_PROCHOT# F23  
5 CPU\_PWRGD F24  
5.10 CPU\_LDT\_STOP# F22  
5.10 CPU\_LDT\_RST# G24

Remove pull high for SB\_PROCHOT# --10015

SB700

Part 1 of 5

PCIE CLKS

PCIE EXPRESS INTERFACE

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS


PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS

PCIE CLKS



SATA PORT 0,1,2,3  
support AHCI  
mode

PLACE SATA AC COUPLING  
CAPS CLOSE TO SB600

### SATA1

20 SATA\_TXP0 C638 0.01u/16V\_4 SATA\_TXP0\_C AD9  
20 SATA\_TXN0 C637 0.01u/16V\_4 SATA\_TXN0\_C AE9

### SATA2

20 SATA\_RXN0 C636 0.01u/16V\_4 SATA\_RXN0\_C AB10  
20 SATA\_RXP0 C635 0.01u/16V\_4 SATA\_RXP0\_C AC10

### SATA ODD





20 SATA\_TXP4 C304 0.01u/16V\_4 SATA\_TXP4\_C AE14  
20 SATA\_TXN4 C305 0.01u/16V\_4 SATA\_TXN4\_C AD14  
20 SATA\_RXN4 C306 0.01u/16V\_4 SATA\_RXN4\_C AD15  
20 SATA\_RXP4 C305 0.01u/16V\_4 SATA\_RXP4\_C AE15

PLACE SATA\_CAL  
RES VERY CLOSE  
TO BALL OF SB700

**NOTE:**  
R361 IS 1K 1% FOR 25MHZ  
XTAL, 4.99K 1% FOR 100MHZ  
INTERNAL CLOCK

PLVDD\_SATA--  
SATA PLL  
POWER

+3V R220 10K/04  
+1.2V\_PLLVDD\_SATA  
+3V\_XTLVDD\_SATA  
XTLVDD\_SATA-- SATA  
crystal power



### SB700 Part 2 of 5

SERIAL ATA

SATA PWR

HW MONITOR

IDE\_IORDY# AA24 T116  
IDE\_IRQ# AA25 T115  
IDE\_A0 Y22 T142  
IDE\_A1 AB23 T118  
IDE\_A2 Y23 T113  
IDE\_DACK# AB24 T119  
IDE\_DRQ AD25 T121  
IDE\_IOR# AC25 T117  
IDE\_IOW# AC24 T124  
IDE\_CS# Y25 T112  
IDE\_CS3# Y24 T114

SPI\_DUGPIO12 G6 T64  
SPI\_DO/GPIO11 D2 T157  
SPI\_CLK/GPIO47 D1 T156  
SPI\_HOLD#/GPIO31 F4 T74  
SPI\_CS#/GPIO32 F3 T161

LAN\_RST#/GPIO13 U15 LAN\_RST# SB T55  
ROM\_RST#/GPIO14 J1 ROM\_RST# T154

FANOUT0/GPIO3 M8 SB\_FANOUT0 T62  
FANOUT1/GPIO48 M5 SB\_FANOUT1 T63  
FANOUT2/GPIO49 M7 SB\_FANOUT2 T71

FANIN0/GPIO50 P5 SB\_FANTACH0 T75  
FANIN1/GPIO51 P8 SB\_FANTACH1 T61  
FANIN2/GPIO52 R8 PORT\_80\_PWR\_DWN T66

TEMP\_COMM C6 TEMP\_COMM T142  
TEMPIN0/GPIO61 B6 TEMPINO T141  
TEMPIN1/GPIO62 A6 TEMPINT T140  
TEMPIN2/GPIO63 A5 MB\_THRMDA\_SB T143  
TEMPIN3/TALERT#/GPIO64 B5 T145


VIN0/GPIO53 A4 VIN0 T147  
VIN1/GPIO54 B4 VIN1 T146  
VIN2/GPIO55 C4 VIN2 T153  
VIN3/GPIO56 D4 VIN3 T153  
VIN4/GPIO57 D5 VIN4 T68  
VIN5/GPIO58 D6 VIN5 T69  
VIN6/GPIO59 A7 VIN6 T144  
VIN7/GPIO60 B7 VIN7 T139

IF THERE IS NO IDE, TEST  
POINTS FOR DEBUG BUS  
IS MANDATORY

Del RF\_OFF#, EC will Control it---0925  
DEL WAN\_OFF# for ROBSON Portion---0925

DEL ACCLED\_EN NET---0925  
DEL BT\_COMBO\_EN NET---0925

BOARD\_ID0 AD21 T129  
BOARD\_ID1 AD22 T129  
BOARD\_ID2 AD23 T131  
BOARD\_ID3 AC23 T131  
BOARD\_ID4 AC23 T131



Del CHIPSET\_PCIE\_SLOW\_SB# Net---0925

5mA +3V\_VDD\_HWM L37 0.6 Change from +3V to +3V\_S5--1012

AVDD--H/W monitor  
Analog power


**Quanta Computer Inc.**  
PROJECT : ZY7


Size	Document Number	Rev
	SB700-SATA/IDE/HWM/SPI 3/4	1A
Date:	Tuesday, November 27, 2007	Sheet 14 of 35

PLACE ALL THE DECOUPLING CAPS ON THIS SHEET CLOSE TO SB AS POSSIBLE.


For SB700 issue(6/22)  
A1-1 chip bug  
use A1-2 chip can remove

23






## REQUIRED STRAPS




TYPE	GPIO16	GPIO17
FWH	L : 2.2K pull down	L : 2.2K pull down
LPC	NC	L : 2.2K pull down
SPI	L : 2.2K pull down	NC
RSVD	NC	NC

## DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI\_AD[28:23]



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
<b>PULL LOW</b>	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	















## NB/SB POWER GOOD CIRCUIT

AL17SZ17000 IC(5P) NL17SZ17DFT2G(SOT-353) SOT-353  
ALUC1G17000 IC OTHER(5P) SN74AUC1G17DBVR(SOT23-5) SOT23-5


**Quanta Computer Inc.**  
PROJECT : ZY7

Size	Document Number	Rev
	<b>SB700-STRAPS,PWRGD</b>	1A
Date:	Tuesday, November 27, 2007	Sheet 16 of 35












### Check it



### Check it

**Check it**



**Power LED**

LED1

25,35 SUSLED# 4 2

25,35 PWRLED# 3 1

LED\_B/O

PWR\_VCC R346 330 4 +3VPCU

**Battery LED**


LED2

25,35 BATLED1# 4 2


25,35 BATLED0# 3 1

LED\_G/Y


BAT\_VCC R347 330 4 +3VPCU




ODD (SATA)



**Check it**




## TP CONN



## Modify Footprint it. --1008


**FAN**



G995 pin 1 have internal PU to VIN


~~Modify it.~~ -1008

**To Power/B**



**Modify it. -1009**

## To Switch/B



Modify it.-- 10/15



LAN\_CLKREQ if available. Pull high 4.7K  
for 5764m and pull low 0 ohm for 5787m

[illegible]

EEPROM Strapping

	SO	SI	CS#	SCL/K
24c64	1	1	0	1
AT45DB011B	1	0	1	1

BCM RESET#

R7B 5787\*1u16V\_4

3V\_LAN\_S5

WIP# 5787\*1u16V\_4

U4

BCM SDA 1 SI 8 SI

BCM SCL 2 SCK 9 GND

BCM RESET# 3 RESET# 6 VCC

CS# 4 CS# 5 WIP#

5764\*AT45DB011B-SC(LAN FLASH)

C3V\_LAN\_S5

C77

5764\*1u16V\_4

The diagram illustrates the Pi3L500 LAN SW module, a 5-pin LAN module. It features a central IC labeled 'PI3L500' with various pins for power, ground, and data. The module is connected to a 3V LAN\_S5 source and a DOCKIN# signal. The diagram shows the internal components, including capacitors (C482, C483), resistors (R348, R352), and the LAN SW IC (U19). The module is connected to a DOCKIN# signal and a 3V LAN\_S5 source. The diagram also shows the module's connection to a DOCKIN# signal and a 3V LAN\_S5 source. The module is connected to a DOCKIN# signal and a 3V LAN\_S5 source. The diagram also shows the module's connection to a DOCKIN# signal and a 3V LAN\_S5 source.

**Pin Connections:**

- 3V LAN\_S5:** Connected to pin 1 (VDD1) and pin 19 (LAN\_ACTLED#).
- DOCKIN#:** Connected to pin 2 (TXON\_RN2) and pin 3 (TXON).
- TXON:** Connected to pin 3 (TXON).
- TXIP:** Connected to pin 7 (TXIP).
- TXIN:** Connected to pin 8 (TXIN).
- TX2P:** Connected to pin 11 (TX2P).
- TX2N:** Connected to pin 12 (TX2N).
- TX3P:** Connected to pin 14 (TX3P).
- TX3N:** Connected to pin 15 (TX3N).
- LAN\_ACTLED#:** Connected to pin 19 (LAN\_ACTLED#).
- LAN\_LINKED#:** Connected to pin 20 (LAN\_LINKED#).
- SEL:** Connected to pin 17 (SEL).
- NC:** Connected to pin 18 (NC).

**Internal Components:**

- Capacitors:** C482 (10uF 3V 6), C483 (1uF 1.8V 4).
- Resistors:** R348 (10K 4), R352 (10K 4).
- ICs:** PI3L500, E2-PI3L500 (LAN SW).



**Connections to Docking Station:**

- TXON\_DOCK:** Connected to pin 26 (TXON\_DOCK).
- TXIP\_DOCK:** Connected to pin 26 (TXIP\_DOCK).
- TXIN\_DOCK:** Connected to pin 26 (TXIN\_DOCK).
- TX2P\_DOCK:** Connected to pin 26 (TX2P\_DOCK).
- TX2N\_DOCK:** Connected to pin 26 (TX2N\_DOCK).
- TX3P\_DOCK:** Connected to pin 26 (TX3P\_DOCK).
- TX3N\_DOCK:** Connected to pin 26 (TX3N\_DOCK).
- DOCK\_ACTLED#:** Connected to pin 26 (DOCK\_ACTLED#).
- DOCK\_LINKED#:** Connected to pin 26 (DOCK\_LINKED#).



**Connections to LAN SW:**

- LINKED# D21:** Connected to pin 1 (LINKED# D21).
- DOCKIN#:** Connected to pin 2 (DOCKIN#).
- DOCKIN#:** Connected to pin 3 (DOCKIN#).
- DOCKIN#:** Connected to pin 4 (DOCKIN#).
- DOCKIN#:** Connected to pin 5 (DOCKIN#).
- DOCKIN#:** Connected to pin 6 (DOCKIN#).
- DOCKIN#:** Connected to pin 7 (DOCKIN#).
- DOCKIN#:** Connected to pin 8 (DOCKIN#).
- DOCKIN#:** Connected to pin 9 (DOCKIN#).
- DOCKIN#:** Connected to pin 10 (DOCKIN#).
- DOCKIN#:** Connected to pin 11 (DOCKIN#).
- DOCKIN#:** Connected to pin 12 (DOCKIN#).
- DOCKIN#:** Connected to pin 13 (DOCKIN#).
- DOCKIN#:** Connected to pin 14 (DOCKIN#).
- DOCKIN#:** Connected to pin 15 (DOCKIN#).
- DOCKIN#:** Connected to pin 16 (DOCKIN#).
- DOCKIN#:** Connected to pin 17 (DOCKIN#).
- DOCKIN#:** Connected to pin 18 (DOCKIN#).
- DOCKIN#:** Connected to pin 19 (DOCKIN#).
- DOCKIN#:** Connected to pin 20 (DOCKIN#).
- DOCKIN#:** Connected to pin 21 (DOCKIN#).
- DOCKIN#:** Connected to pin 22 (DOCKIN#).
- DOCKIN#:** Connected to pin 23 (DOCKIN#).
- DOCKIN#:** Connected to pin 24 (DOCKIN#).
- DOCKIN#:** Connected to pin 25 (DOCKIN#).
- DOCKIN#:** Connected to pin 26 (DOCKIN#).
- DOCKIN#:** Connected to pin 27 (DOCKIN#).
- DOCKIN#:** Connected to pin 28 (DOCKIN#).
- DOCKIN#:** Connected to pin 29 (DOCKIN#).
- DOCKIN#:** Connected to pin 30 (DOCKIN#).
- DOCKIN#:** Connected to pin 31 (DOCKIN#).
- DOCKIN#:** Connected to pin 32 (DOCKIN#).
- DOCKIN#:** Connected to pin 33 (DOCKIN#).
- DOCKIN#:** Connected to pin 34 (DOCKIN#).
- DOCKIN#:** Connected to pin 35 (DOCKIN#).
- DOCKIN#:** Connected to pin 36 (DOCKIN#).
- DOCKIN#:** Connected to pin 37 (DOCKIN#).
- DOCKIN#:** Connected to pin 38 (DOCKIN#).
- DOCKIN#:** Connected to pin 39 (DOCKIN#).
- DOCKIN#:** Connected to pin 40 (DOCKIN#).
- DOCKIN#:** Connected to pin 41 (DOCKIN#).
- DOCKIN#:** Connected to pin 42 (DOCKIN#).
- DOCKIN#:** Connected to pin 43 (DOCKIN#).
- DOCKIN#:** Connected to pin 44 (DOCKIN#).
- DOCKIN#:** Connected to pin 45 (DOCKIN#).
- DOCKIN#:** Connected to pin 46 (DOCKIN#).
- DOCKIN#:** Connected to pin 47 (DOCKIN#).
- DOCKIN#:** Connected to pin 48 (DOCKIN#).
- DOCKIN#:** Connected to pin 49 (DOCKIN#).
- DOCKIN#:** Connected to pin 50 (DOCKIN#).
- DOCKIN#:** Connected to pin 51 (DOCKIN#).
- DOCKIN#:** Connected to pin 52 (DOCKIN#).
- DOCKIN#:** Connected to pin 53 (DOCKIN#).
- DOCKIN#:** Connected to pin 54 (DOCKIN#).
- DOCKIN#:** Connected to pin 55 (DOCKIN#).
- DOCKIN#:** Connected to pin 56 (DOCKIN#).
- DOCKIN#:** Connected to pin 57 (DOCKIN#).
- DOCKIN#:** Connected to pin 58 (DOCKIN#).
- DOCKIN#:** Connected to pin 59 (DOCKIN#).
- DOCKIN#:** Connected to pin 60 (DOCKIN#).
- DOCKIN#:** Connected to pin 61 (DOCKIN#).
- DOCKIN#:** Connected to pin 62 (DOCKIN#).
- DOCKIN#:** Connected to pin 63 (DOCKIN#).
- DOCKIN#:** Connected to pin 64 (DOCKIN#).
- DOCKIN#:** Connected to pin 65 (DOCKIN#).
- DOCKIN#:** Connected to pin 66 (DOCKIN#).
- DOCKIN#:** Connected to pin 67 (DOCKIN#).
- DOCKIN#:** Connected to pin 68 (DOCKIN#).
- DOCKIN#:** Connected to pin 69 (DOCKIN#).
- DOCKIN#:** Connected to pin 70 (DOCKIN#).
- DOCKIN#:** Connected to pin 71 (DOCKIN#).
- DOCKIN#:** Connected to pin 72 (DOCKIN#).
- DOCKIN#:** Connected to pin 73 (DOCKIN#).
- DOCKIN#:** Connected to pin 74 (DOCKIN#).
- DOCKIN#:** Connected to pin 75 (DOCKIN#).
- DOCKIN#:** Connected to pin 76 (DOCKIN#).
- DOCKIN#:** Connected to pin 77 (DOCKIN#).
- DOCKIN#:** Connected to pin 78 (DOCKIN#).
- DOCKIN#:** Connected to pin 79 (DOCKIN#).
- DOCKIN#:** Connected to pin 80 (DOCKIN#).
- DOCKIN#:** Connected to pin 81 (DOCKIN#).
- DOCKIN#:** Connected to pin 82 (DOCKIN#).
- DOCKIN#:** Connected to pin 83 (DOCKIN#).
- DOCKIN#:** Connected to pin 84 (DOCKIN#).
- DOCKIN#:** Connected to pin 85 (DOCKIN#).
- DOCKIN#:** Connected to pin 86 (DOCKIN#).
- DOCKIN#:** Connected to pin 87 (DOCKIN#).
- DOCKIN#:** Connected to pin 88 (DOCKIN#).
- DOCKIN#:** Connected to pin 89 (DOCKIN#).
- DOCKIN#:** Connected to pin 90 (DOCKIN#).
- DOCKIN#:** Connected to pin 91 (DOCKIN#).
- DOCKIN#:** Connected to pin 92 (DOCKIN#).
- DOCKIN#:** Connected to pin 93 (DOCKIN#).
- DOCKIN#:** Connected to pin 94 (DOCKIN#).
- DOCKIN#:** Connected to pin 95 (DOCKIN#).
- DOCKIN#:** Connected to pin 96 (DOCKIN#).
- DOCKIN#:** Connected to pin 97 (DOCKIN#).
- DOCKIN#:** Connected to pin 98 (DOCKIN#).
- DOCKIN#:** Connected to pin 99 (DOCKIN#).
- DOCKIN#:** Connected to pin 100 (DOCKIN#).


Source 1:	DELTA	LFE9249	DB0ZR1LAN11
Source 2:	Bothand	GST5009	DBKN1NLAN03




## Audio Amplifier




## LINE OUT/SPDIF




## LINE IN



## MIC




## MUTE




## SUBWOOFER




## TO DOCKING




## ESD




## MDC




## SPEAKER



## INT MIC



## VR



# NOTE: IDSEL SELECTION!

THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.

22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS.



CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP\_PGM TO CREATE VPP\_VCC.

VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN 127

Modify it from 150 to 100ohm.--0928


ID Select : AD20  
Interrupt Pin : INTA#  
Request Indicate : REQ0#  
Grant Indicate : GNT0#

## For EMI




22K TO 47K PULL-UPS MUST BE PLACED ON INTA#, PME#, SERIRQ# & CLKRUN#.

## IDSEL SELECT POWER-ON-STRAPPING (SEE NOTE & TABLE FOR OPTIONS)



<http://hobi-elektronika.net>


The image shows a PCB layout for a power supply section. It includes several electrolytic capacitors (C446, C470, C469, C449, C434, C435) and a small inductor (L44). A red circle highlights the inductor L44 with the text "UNSTUFF, 10/15".



For APVDD(pin5)

The diagram shows a circuit for APVDD(pin5). A +1.8V\_VDD source is connected to a network of capacitors. The network consists of capacitor C441 (labeled .1u/16V\_4) and capacitor C443 (labeled 1000p\_4). The capacitors are connected in a way that the +1.8V\_VDD source is connected to one terminal of C441, and the other terminal of C441 is connected to one terminal of C443. The other terminal of C443 is connected to ground. The output of the network is taken from the node between C441 and C443.

## 4 IN 1 CARD READER




Memory Card Power Supply Use 0805 type and over 20 mils trace

Add 30 mil  
note it on 9/22


+3V

UNSTUFF

.10/15




Use 0805 type and over 20 mils trace width on both side



PROJECT : ZY7






Size	Document Number <b>CARD READER JMB385</b>	Rev 1A
Date:	Tuesday, November 27, 2007	Sheet 24 of 35



## I/O ADDRESS SETTING

I/O Address	
BADDR1-0	Data
0 0	XOR TREE TEST MODE
0 1	CORE DEFINED
1 0	2Eh 2Fh
1 1	164Eh 164Fh


SHBM=0: Enable shared memory with host BIOS



**Quanta Computer Inc.**

PROJECT : ZY7


Size	Document Number	Rev
	<b>WPCE775C_ODG &amp; FLASH</b>	1/
Date:	Tuesday, November 27, 2007	Sheet 25 of 35




Modify it on 9/22

Input sense resistor and Constant power setting table

	65W	90W
R1	20m Ohm CS+020AGM00	20m Ohm CS+020AGM00
R2	71.5K Ohm CS37153F917	6.19K Ohm CS26193F929
R3	10K Ohm CS31003F949	10K Ohm CS31003F949






OFS/VFIXEN	Offset & Droop	SVC	VFIX
GND	O	O	X
+3.3V	X	X	O
+5V	X	O	X

#### Metal VID Codes


SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8

#### VFIXEN VID Codes

SVC	SVD	Output
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8



change to 1.2v\_on  
enable 11/16






$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$










$$Frequency = Vout / (Vin * TON)$$


6A OCP --- OC=4.53K  
FDS6690AS Rds=15mOhm

9/26 Addition










POWER	Distribution
VCC_CORE	CPU
+5VPCU	Battery LED , Power LED , USB , CIR , RTC
+3VPCU	HALL SENSOR , Battery LED , RF LED , kill SW , Jumper LED , KB , Power Board , EC , ID , SPI Flash , CIR
+NB_VCC	RS690M
+5V	CAMERA , Card Reader LED , ODD/HDD LED , Felica , T/P , T/sensor , CRT , HDMI , SB600 , CPU FAN , MXM , Headphone , EC , INT SPK AMP
+3V	HALL SENSOR , LCD PANEL , LVDS , WLAN , HD Decoder , NEW CARD , KB , KB LED , XD LED , Blue tooth , Touch sensor , Card Reader (OZ129) , ODD/HDD , HDMI , CRT , TVOUT , REQUIRED STRAPS , DEBUG STRAPS , SB600 , RS690M , DDR , CPU Thermal monitor , CPU FAN , CLK , MXM , VR , FM Tuner MDC , Headphone , EC , LAN , Codec(CX 20561)
+3V_S5	WLAN , NEW CARD , SB600 , MXM , LAN
+3VSUS	Finger print , SB600
+2.5V	CPU
+1.2V_S5	SB600
+1.8VSUS	SB600 , DDR , CPU , HDT
+1.8V	SB600 , LCD , LVDS , RS690M
+1.2V	SB600 , RS690M , CPU , WLAN , HD Decoder , NEW CARD
+SMDDR_VTERM	DDR , CPU
+SMDDR_VREF	DDR
+5V_S5	

http://nobi-elektronika.net


Model		REV	CHANGE LIST				MODEL	ZY7	
								FROM	To
ZY7 MB	1A	1.Copy RS780/SB700 circuit from QT8(0919).--0924 Page8:Change HT Link net.--0924 Page10:Change LVDS/HDMI net.--0924 Page20:Change ODD net name from SATA_TXP2 to SATA_TXP4--0925(Henri) Page20:del SATA1, SATA2 ODD(SATA)AC COUPLING--0925(Henri) Page14:del E-SATA portion.--0925(Henri) Page 14 Del RF_OFF#, EC will Control it----0925 Page 14 DEL WAN_OFF# for ROBSON Portion----0925 Page 14 DEL ACCLED_EN NET----0925 Page 14 DEL BT_COMBO_EN# NET----0925 Page 14 Del BT_OFF#, EC will Control it----0925 Page 14 Del CHIPSET_PCIE_SLOW_SB# Net----0925					X	1A	
							X	1A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
	2B						1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							1A	2A	
							2A	2B	
							2A	2B	
							2A	2B	
	2C						2A	2B	
							2A	2B	
							2A	2B	
							2B	3A	
							2B	3A	
							2B	3A	
							2B	3A	
							2B	3A	
	2D						2B	3A	
DOC NO.		PROJECT MODEL :	ZY7	APPROVED BY:		DATE:	2007/09/25		
		PART NUMBER:		DRAWING BY:		REVISION:	3A		

Title			
<Title>			
Size	Document Number		Rev
Custom	<Doc>		<Rev>
Date:	Tuesday, November 27, 2007	Sheet 34 of 35	




Signal	CLK0 (K0)	CLK1 (K1)	CLK2 (K2)	CLK3 (K3)
REFCLK	100M DIFF	100M DIFF	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	NC	100M DIFF
GPCLK_REFCLK	100M DIFF	100M DIFF	100M DIFF/INOUT	100M DIFF
GPCLK_REFCLK_N	NC	100M DIFF	100M DIFF/OUT	NC
GPFSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	NC


\* RS780 can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output




## Clock distribution




## SMBUS Table





## Power State / Voltage Rail Activity Summary

SYSTEM STATE	SLEEP STATE	PROCESSOR STATE	Description	RTC	ALWAYS	S5	SUS	RUN
G0	S0	C0	RUNNING	ON	ON	ON	ON	ON
G0	S0	C0	RUNNING	P-state transitions under OS control	ON	ON	ON	ON
G0	S0	C1		HALT	ON	ON	ON	ON
G0	S0	C2		Stop grant, caches snoopable	ON	ON	ON	ON
G0	S0	C1E/C3		Stop grant, no L1STOP, not expected, cache snoops	ON	ON	ON	ON
G0	S0	C1E/C3		Stop grant with L1STOP, cache not snoopable	ON	ON	ON	ON
G1	S1	OFF	SLEEPING	Powered on suspend	ON	ON	ON	ON
G1	S3	OFF		Suspend to RAM	ON	ON	ON	OFF
G2	S4	OFF		Suspend to disk	ON	ON	ON	OFF
G2	S5	OFF	SOFT OFF	ON	ON	ON	OFF	OFF
G2/G3	S5 LOW	OFF	POWER BUTTON ONLY	ON	ON	OFF	OFF	OFF
G3		OFF	MECHANICAL OFF	ON	OFF	OFF	OFF	OFF



POWER	Distribution
VCC_CORE	CPU
+5VPCU	FINGERPRINT
+3VPCU	CIR,EC,SW/B,SUSLED,PWR_LED,BAT_LED,SPI_FLASH
+1.1V	RS780
+NB_CORE	RS780
+5V	CRT,HDMI,DOCK,PCMCIA,AUDIO,HDD,ODD,FAN,TP,TV_CARD,SB700,MXM
+3V	CPU,CLK_GEN,SB700,RS780,MXM,DDR,DOCK,EC,CARD_READER,PCMCIA,CODEC,LAN,HDD,NEW_CARD,MINI_CARD,LCD,CM2009,HDMI_CAMERA,CODEC,HEADPHONE,AMP
+3V_S5	DOCK,MDC,LAN,NEW_CARD
+3VSUS	SUSLED,BT
+2.5V	CPU,MXM
+1.2V_S5	SB700
+1.8VSUS	CPU,SB700
+1.8V	CARD_READER,RS780,SB700
+1.2V	SB600,RS780,CPU,CLK_GEN
+SMDDR_VTERM	DDR,CPU
+SMDDR_VREF	DDR
+1.5V	NEW_CARD,MINI_CARD
+5V_S5	