

UMA & Optimus Schematics Document

Sandy Bridge

Intel PCH


2010-08-16

REV : SB

DY :None Installed
UMA:UMA platform installed
OPS:Optimus

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cover Page			
Size A3	Document Number LA470	Rev SB	
Date: Tuesday, September 07, 2010	Sheet 1	of 103	



Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k Ω - 10-k Ω weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k Ω weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connected to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_OPCORE 1D6V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

USB Table

PCIE Routing

LANE1	Mini Card2 (WWAN)
LANE2	Onboard LAN
LANE3	Card Reader
LANE4	Mini Card1 (WLAN)
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table


SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card




SMBus ADDRESSES

[illegible]

緯創資通						Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Haichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title											
Table of Content											
Size A3		Document Number LA470							Rev SB		
Date:	Tuesday, September 07, 2010					Sheet	3	of	103		




<http://hobi-elektronika.net>



SSID = CPU

http://hobi-elektronika.net
http://laptopblue.vn/





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (DDR)	
Size A3	Document Number	LA470		Rev SB
Date:	Tuesday, September 07, 2010	Sheet	6	of 103

SSID = CPU

http://hobi-elektronika.net
http://laptopblue.vn/




SSID = CPU

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

PROCESSOR CORE POWER

53A



VCC_CORE

SANDY

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
V35 VCC
V34 VCC
V33 VCC
V32 VCC
V31 VCC
V30 VCC
V29 VCC
V28 VCC
V27 VCC
V26 VCC
V35 VCC
V34 VCC
V33 VCC
V32 VCC
V31 VCC
V30 VCC
V29 VCC
V28 VCC
V27 VCC
V26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

CORE SUPPLY

SVID

SENSE LINES


PEG AND DDR

VCCIO AH13 VCCIO
VCCIO AH10 VCCIO
VCCIO AG10 VCCIO
VCCIO AG10 VCCIO
VCCIO Y10 VCCIO
VCCIO L10 VCCIO
VCCIO P10 VCCIO
VCCIO J14 VCCIO
VCCIO J13 VCCIO
VCCIO J12 VCCIO
VCCIO J11 VCCIO
VCCIO H14 VCCIO
VCCIO H12 VCCIO
VCCIO H11 VCCIO
VCCIO G14 VCCIO
VCCIO G13 VCCIO
VCCIO G12 VCCIO
VCCIO F14 VCCIO
VCCIO F13 VCCIO
VCCIO F12 VCCIO
VCCIO F11 VCCIO
VCCIO E14 VCCIO
VCCIO E12 VCCIO
VCCIO D14 VCCIO
VCCIO D13 VCCIO
VCCIO D12 VCCIO
VCCIO D11 VCCIO
VCCIO C14 VCCIO
VCCIO C13 VCCIO
VCCIO C11 VCCIO
VCCIO B14 VCCIO
VCCIO B12 VCCIO
VCCIO A14 VCCIO
VCCIO A13 VCCIO
VCCIO A12 VCCIO
VCCIO A11 VCCIO
VCCIO J23 VCCIO



VIDALERT# A129 H_CPU_SVIDALRT#
VIDSCLK A130 H_CPU_SVIDCLK R
VIDSOUT A128 H_CPU_SVIDDAT R

VCC_SENSE A135
VSS_SENSE A134

VCCIO_SENSE B10
VSSIO_SENSE A10



GP



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC CORE)	
Size	Document Number	Rev	SB	
Custom	LA470			
Date	Tuesday, September 07, 2010	Sheet	8	of 103

SANDY
62.10055.421
2ND = 62.10040.771



<http://laptopblue.vn/>



Title			
CPU (VCC GFXCORE)			
Size A3	Document Number		Rev
	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 9 of	103

SSID = CPU

http://hobi-elektronika.net
http://laptopblue.vn/



http://hobi-elektronika.net
http://laptopblue.vn/

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
XDP			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 11 of 103

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 12 of	103

<http://hobi-elektronika.net>
<http://laptopblue.vn/>




(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 13 of	103

SSID = MEMORY

DM1
98 A0 NP1 NP2
97 A1 NP2 NP2
96 A2
95 A3 RAS6 B110
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1









— <> M_A_DQS#[7:0] 6

—<> M_A_DQS[7:0] 6

```
6 M_A_DIM0_ODT0 >>>
6 M_A_DIM0_ODT1 >>>
```


15,37 DDR3_DRAMRST# >>>




Note:
If SA0 DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

GP
If SA0 DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

Thermal EVENT



SODIMM A DECOUPLING



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3-SODIMM1			
Size	Document Number	Rev	
Custom	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet 14 of	103

SSID = MEMORY

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

<< M_B_A[15:0] 6



6 M_B_BS2 >>>

6 M_B_BS0 >>>

6 M_B_BS1 >>>

6 M_B_DQ[63:0] >>>

M_VREF_CA_DIMM0



<< M_B_DQS#[7:0] 6

<< M_B_DQS[7:0] 6

6 M_B_DIM0_ODT0 >>>

6 M_B_DIM0_ODT1 >>>

M_VREF_CA_DIMM0

M_VREF_DQ_DIMM0

14,37 DDR3_DRAMRST# >>>

0075V_S0

M_B_A0 98
M_B_A1 99
M_B_A2 96
M_B_A3 95
M_B_A4 92
M_B_A5 91
M_B_A6 90
M_B_A7 86
M_B_A8 89
M_B_A9 85
M_B_A10 107
M_B_A11 84
M_B_A12 83
M_B_A13 119
M_B_A14 80
M_B_A15 78
M_B_BS2 79
M_B_BS0 108
M_B_BS1 108
M_B_DQ[63:0] 108

M_B_DQ0 5
M_B_DQ1 7
M_B_DQ2 15
M_B_DQ3 17
M_B_DQ4 4
M_B_DQ5 8
M_B_DQ6 16
M_B_DQ7 18
M_B_DQ8 21
M_B_DQ9 23
M_B_DQ10 33
M_B_DQ11 35
M_B_DQ12 22
M_B_DQ13 24
M_B_DQ14 34
M_B_DQ15 36
M_B_DQ16 39
M_B_DQ17 41
M_B_DQ18 51
M_B_DQ19 53
M_B_DQ20 40
M_B_DQ21 42
M_B_DQ22 52
M_B_DQ23 52
M_B_DQ24 57
M_B_DQ25 59
M_B_DQ26 67
M_B_DQ27 69
M_B_DQ28 56
M_B_DQ29 58
M_B_DQ30 68
M_B_DQ31 70
M_B_DQ32 129
M_B_DQ33 131
M_B_DQ34 141
M_B_DQ35 143
M_B_DQ36 130
M_B_DQ37 132
M_B_DQ38 140
M_B_DQ39 142
M_B_DQ40 147
M_B_DQ41 149
M_B_DQ42 157
M_B_DQ43 159
M_B_DQ44 148
M_B_DQ45 148
M_B_DQ46 158
M_B_DQ47 160
M_B_DQ48 163
M_B_DQ49 165
M_B_DQ50 175
M_B_DQ51 177
M_B_DQ52 164
M_B_DQ53 166
M_B_DQ54 174
M_B_DQ55 176
M_B_DQ56 181
M_B_DQ57 183
M_B_DQ58 191
M_B_DQ59 193
M_B_DQ60 180
M_B_DQ61 182
M_B_DQ62 192
M_B_DQ63 194

M_B_DQS#0 10
M_B_DQS#1 27
M_B_DQS#2 45
M_B_DQS#3 62
M_B_DQS#4 135
M_B_DQS#5 152
M_B_DQS#6 169
M_B_DQS#7 186

M_B_DQS0 12
M_B_DQS1 29
M_B_DQS2 47
M_B_DQS3 64
M_B_DQS4 137
M_B_DQS5 154
M_B_DQS6 171
M_B_DQS7 188

M_B_DIM0_ODT0 116
M_B_DIM0_ODT1 120

M_VREF_CA_DIMM0 126
M_VREF_DQ_DIMM0 1

14,37 DDR3_DRAMRST# 30

0075V_S0 203
VTT1 204
VTT2

H = 8mm

DDR3-204P-108-GP
62.10017.X41
2nd = 62.10017.M51
3rd = 62.10017.V51

GP

SB_0819

DM2
M_B_A0 98
M_B_A1 99
M_B_A2 96
M_B_A3 95
M_B_A4 92
M_B_A5 91
M_B_A6 90
M_B_A7 86
M_B_A8 89
M_B_A9 85
M_B_A10 107
M_B_A11 84
M_B_A12 83
M_B_A13 119
M_B_A14 80
M_B_A15 78
M_B_BS2 79
M_B_BS0 108
M_B_BS1 108
M_B_DQ[63:0] 108

DM0 11
DM1 28
DM2 46
DM3 63
DM4 136
DM5 153
DM6 170
DM7 187
SDA 200
SCL 202
EVENT# 198
VDDSPD 199
SA0 197
SA1 201
NC#1 77
NC#2 122
NC#TEST 125

VDD1 75
VDD2 76
VDD3 81
VDD4 82
VDD5 87
VDD6 88
VDD7 93
VDD8 94
VDD9 99
VDD10 100
VDD11 106
VDD12 106
VDD13 111
VDD14 112
VDD15 117
VDD16 118
VDD17 123
VDD18 124

VSS 2
VSS 3
VSS 8
VSS 9
VSS 13
VSS 14
VSS 19
VSS 20
VSS 26
VSS 31
VSS 32
VSS 37
VSS 38
VSS 43
VSS 44
VSS 48
VSS 49
VSS 54
VSS 55
VSS 60
VSS 61
VSS 65
VSS 66
VSS 71
VSS 72
VSS 127
VSS 128
VSS 133
VSS 134
VSS 138
VSS 139
VSS 144
VSS 145
VSS 150
VSS 151
VSS 155
VSS 156
VSS 161
VSS 162
VSS 167
VSS 168
VSS 172
VSS 173
VSS 178
VSS 179
VSS 184
VSS 185
VSS 189
VSS 190
VSS 195
VSS 196
VSS 205
VSS 206

DQS#0 10
DQS#1 27
DQS#2 45
DQS#3 62
DQS#4 135
DQS#5 152
DQS#6 169
DQS#7 186

DQS0 12
DQS1 29
DQS2 47
DQS3 64
DQS4 137
DQS5 154
DQS6 171
DQS7 188

ODT0 116
ODT1 120

VREF_CA 126
VREF_DQ 1

RESET# 30

VTT1 203
VTT2 204

GP

SB_0819

M_B_RAS# 6
M_B_WE# 6
M_B_CAS# 6
M_B_DIM0_CS#0 6
M_B_DIM0_CS#1 6
M_B_DIM0_CKE0 6
M_B_DIM0_CKE1 6
M_B_DIM0_CLK_DDR0 6
M_B_DIM0_CLK_DDR#0 6
M_B_DIM0_CLK_DDR1 6
M_B_DIM0_CLK_DDR#1 6

PCH_SMBDATA 14,20,65,66
PCH_SMBCLK 14,20,65,66

TS#_DIMM0_1 14

1D5V_S3

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS


VSS

VSS

VSS

VSS


VSS



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA

SODIMM B DECOUPLING



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsin 221, Taiwan, R.O.C.

Title	DDR3-SODIMM2		
Size	Document Number	Rev	
Custom	LA470	SB	
Date:	Wednesday, September 07, 2010	Sheet	15 of 103


(Blanking)

<Core Design>



<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DDR3-SODIMM2</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 16 of 103



Place near PCH





Close to PCH side



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

<http://laptopblue.vn/>



SSID = PCH



4 DMI_RXN[3:0] <<< <<<
4 DMI_RXP[3:0] <<< <<<
4 DMI_TXN[3:0] <<< <<<
4 DMI_TXP[3:0] <<< <<<

<http://hobi-elektronika.net> <http://laptopblue.vn/>

Deep S4/S5 Supported

Deep S4/S5 Not Supported

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.



PCH1C

Cougar Point

DMI

FDI

System Power Management

COUGAR-GP-U2-NF

3 OF 10

FDI_RXN0 <<< FDI_TXN0 4
FDI_RXN1 <<< FDI_TXN1 4
FDI_RXN2 <<< FDI_TXN2 4
FDI_RXN3 <<< FDI_TXN3 4
FDI_RXN4 <<< FDI_TXN4 4
FDI_RXN5 <<< FDI_TXN5 4
FDI_RXN6 <<< FDI_TXN6 4
FDI_RXN7 <<< FDI_TXN7 4

FDI_INT <<< FDI_INT 4
FDI_FSYNC0 <<< FDI_FSYNC0 4
FDI_FSYNC1 <<< FDI_FSYNC1 4
FDI_LSYNC0 <<< FDI_LSYNC0 4
FDI_LSYNC1 <<< FDI_LSYNC1 4



DSWVRMEN <<< DSWODVREN 4
DPWROK <<< PCH_DPWROK 4
WAKE# <<< PCIE_WAKE# 31,65,66
CLKRUN#/GPIO32 <<< PM_CLKRUN# 27
SUS_STAT#/GPIO61 <<< PM_SUS_STAT# 1
SUSCLK#/GPIO62 <<< SUS_CLK 1
SLP_S5#/GPIO63 <<< PM_SLP_S5# 1
SLP_S4# <<< SLP_S4#_R 1
SLP_S3# <<< SLP_S3#_R 1
SLP_A# <<< PM_SLP_A# 1
SLP_SUS# <<< PM_SLP_SUS# 1
PMSYNCH <<< H_PM_SYNC 5
SLP_LAN#/GPIO29 <<< PM_SLP_LAN# 1

SLP_S3#_R 1
TP1906 TPAD14-GP

VccDSW3_3
DPWROK
VccSUS3_3
RSMRST#


For platforms not supporting Deep S4/S5

- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSPWRDNACK/GPIO30



This signal has an internal pull-up resistor

R1908 1 10KR2J-3-GP PM_RSMRST#







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.











Title PCH (DM I/FDI/PM)
Size A3 Document Number LA470 Rev SB
Date: Tuesday, September 07, 2010 Sheet 19 of 103

SSID = PCH




SSID = PCH

<http://nobi-elektronika.net>
<http://laptopblue.vn/>















Note:
For PCH debug with XDP, need to NO STUFF R2218




GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regurator,
should not place external pull down.



20100705



	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED


GPIO8 has a weak[20K] internal pull up. Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (GPIO/CPU)			
Size A3	Document Number LA470	Rev SB	
Date:	Tuesday, September 07, 2010	Sheet 22 of	103

<http://laptopblue.vn/>





<http://hobi-elektronika.net>



SSID = PCH


http://hobi-elektronika.net
http://laptopblue.vn/



(Blanking)

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 26 of 103





SSID = Thermal

Thermal sensor

<http://hobi-elektronika.net>
<http://laptopblue.vn/>


Close to PCH on top side.

SA 0905 change to 390p



between CPU, VGA and DIMM on bottom side

T8





CPU TEMP:


H_THERMDA and H_THERMDC routing 10mil trace width and spacing. Locate Capacity near Thermal diode.

4 WIRE PWM Fan Control circuit


Close to connector



SB_0825





pin6, ALERT# OD
pin7, SYS_SHDN# OD



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
THERMAL SENSOR SMSC EMC2103			
Size	Document Number	Rev	
A3	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	28 of 103



http://hobi-elektronika.net
http://laptopblue.vn/

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Audio AMP			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	30	of 103

<http://hobi-elektronika.net>



http://hobi-elektronika.net
http://laptopblue.vn/

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
RTS5159 (CARD READER)			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 32 of 103

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 33 of	103

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)


<Core Design>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 34 of 103

<http://hobi-elektronika.net>
<http://laptopblue.vn/>



<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Controller			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 35 of 103




SSID = Reset.Suspend

Run Power




Close to CPU

S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM

S3 Power Reduction Circuit SM_DRAMPWROK




5

S3 Power Reduction X01 20091111




Close to CPU

S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU


S3 Power Reduction Circuit SM_DRAMPWROK




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			ADAPTER
Size	Document Number	Rev	
A3	LA470	SB	
Date:	1 Tuesday, September 07, 2010	Sheet	37 of 103



<Core Design>





AD+ total power	R1	R2	AD+ total power	R1	R2
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			




SSID = PWR.Plane.Regulator_5v3p3v

<http://hobi-elektronika.net>
<http://laptopblue.vn/>









緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DC/DC CPU CORE3_NCP6131			
Size	Document Number	LA470	Rev
			SB
Date:	Tuesday, September 07, 2010	Sheet	44 of 103



TPS51218 for 1D05V



$$V_{out}=0.704V \cdot (R1+R2) / R2$$


<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51218_1D05V		
Size	Document Number	Rev
		SB
Date:	Tuesday, September 07, 2010	Sheet 45 of 103

TPS51218 for 1D5V



RT9026 for 0D75V_S3




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
TPS51128 1D5V & RT9026PFP-GP_0D75V

Size Document Number Rev SB

Date: Tuesday, September 07, 2010 Sheet 46 of 103




<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		PWM_1D8V_RT8015B	
Size	Document Number	LA470	Rev
			SB
Date:	Tuesday, September 07, 2010	Sheet	47 of 103



http://hobi-elektronika.net

[illegible]

For EMI request
Close to LVDS connector



17 L_BKLT_EN
17 L_BKLT_CTRL
17 LVDS_VDD_EN

100k
R9401
100KR2J-1-GR

100pF
C9401
SC100P50V2JN-3GP

PANEL_BLEN 27

SB_0810

3D3V_CAMERA_S0

Layout 40 mil

3D3V_S0 CAMERA

R4912

0R3J-04-GP

C4912

SB_0819

SC4D7UBD3V3KX-GP

U4902

OUT GND NC#3

IN EN

GP

G5240B1T1U-GP

74.05240.A7F

2nd = 74.07534.A7F

3D3V_S0

CAMERA_EN 27


C4911

SC4D7UBD3V3KX-GP

[illegible]

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD Connector			
Size A3	Document Number LA470		Rev SB
Date	Tuesday, September 07, 2010	Sheet 40 of	103



CRT Hsync & Vsync level shift

CRT RGB

CRT DDCDATA & DDCCLK level shift

Pull High 5V Design on CRT Board

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
CRT Connector		
Size A4	Document Number	Rev
LA470		SB
Date: Tuesday, September 07, 2010	Sheet 50	of 103

SSID = VIDEO



HDMI CONNECTOR

http://hobi-elektronika.net
http://laptopblue.vn/



HDMI CONN

HDMI Passive Level Shifter

Close to HDMI Connector



HDMI DDC Passive Level Shifter



<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)

(Blanking)

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>S-VIDEO</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 53 of 103

(Blanking)


<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date <div>Tuesday, September 07, 2010</div>		Sheet <div>54</div> of <div>103</div>

SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ITP			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 55	of 103

SSID = SATA

<http://hobi-elektronika.net>
<http://laptopblue.vn/>
SATA HDD Connector




ODD Connector



SUPPORT ZERO SATA ODD



SATA Zero Power ODD




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD/ODD			
Size A3	Document Number		Rev
	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 56 of	103


USB Power







INTERNAL STEREO SPEAKERS

Port G



LAN Connector


FOR CO-LAY GIGA Lan Transformer



<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
RJ45 / Transformer			
Size	Document Number	Rev	
A3	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	59 of 103

<http://laptopblue.vn/>

[illegible]

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Flash/RTC


Rev
SE

Sheet 60 of 103


SSID = USB

http://hobi-elektronika.net
http://laptopblue.vn/

IO Board USB Power



Sub-USB Board Power




<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)

SSID = User.Interface
Bluetooth Module conn.

http://hobi-elektronika.net
http://laptopblue.vn/

Bluetooth Module




EC6302 put near
BLUE1 / all USB
put one choke
near connector
by EMI request

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Bluetooth			
Size	Document Number	Rev	
A4	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	63 of 103

Finger Printer Connector



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A4

Document Number

LA470

Rev
SB

Date: Tuesday, September 07, 2010


Sheet 64 of 103

<http://laptopblue.vn/>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINICARD(WLAN)/ITP CONN			
Size A3	Document Number		Rev
	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 65 of	103

<http://hobi-elektronika.net>
Mini Card Connector(WWAN)



Title			
WWAN Connector			
Size A3	Document Number	Rev	
	LA470		SB
Date:	Tuesday, September 07, 2010	Sheet 66 of 103	

(Blanking)

<Core Design>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 67 of 103

SSID = User.Interface

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

Power button LED


POWER LED



CHARGER LED




WIRELESS_LED




TP_LED




VGA_LED




CHARGER LED ORG



LED Bord CONN.



Power button LED(White)




<Core Design>

緯創資通 Wistron Corporation		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title		LED Bard/Power Button	
Size		Document Number	Rev
A2		LA470	SB
Date		Tuesday, September 07, 2010	Sheet 66 of 103

SSID = KBC

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

Internal KeyBoard Connector




20100705

* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8

<< KROW[0..7] 27


>> KCOL[0..15] 27



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
Key Board/Touch Pad			SB
Size	Document Number	Date	
A3	LA470	Tuesday, September 07, 2010	
Sheet 69 of 103			



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number

LA470

Rev
SB

Date: Tuesday, September 07, 2010

Sheet 70 of 103



<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Dubug connector			
Size	Document Number	Rev	
A4	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	71 of 103

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CARD Reader CONN			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 74 of 103

http://hobi-elektronika.net
http://laptopblue.vn/

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
New Card			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 75 of 103

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 76 of	103

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 77 of 103

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 78 of 103

(Blanking)

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>LA470</div>	Rev <div>SB</div>
Date: Tuesday, September 07, 2010		Sheet 80 of 103

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	81	of 103

IO Board CONN 80 pin


<http://hobi-elektronika.net>
<http://laptopblue.vn/>

USB1







Mars:
Exchange ODD and ESATA differential pair each other.

USB Board CONN.








I/O Board CONN.



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
IO Board Connector		
Size A3	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010	Sheet 82 of 103	







FBCLK Termination	R8504-R8507
N12P	Sutff 162 ohm 64.16205.GIL
N12M	Sutff 243 ohm 64.24305.GIL





TABLE
VIDEO MEMORY

	HYNIX 128Mx16 0110	SAMSUNG 128Mx16 0111	HYNIX 64Mx16 0010	Samsung 64Mx16 0011
	72.52G63.00U	72.42164.C0U	72.51G63.C0U	72.41164.H0U
ROM_SI PD R8627	34.8Kohm	45.3Kohm	15Kohm	20Kohm
	64.34825.6DL	64.45325.6DL	64.15025.6DL	64.20025.6DL









TABLE
NVIDIA

	N12P-GE DEV ID: 0x0DF5 0101	N12P-GV1 DEV ID: 0x0DF7	N12M-GE DEV ID: 0x0A7A 1010
STRAP2	PD R8635 30Kohm 64,30025.6DL	PD R8635 45Kohm 64,45325.6DL	PU R8634 15Kohm 64,15025.6DL




LOGIC






FB CMD mapping Mode D-N12x




DG requires 4x0.1uF and 8x1.0uF per VRAM chip





VIDEO FRAME BUFFER PORT A


«Core Design»			
緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VRAM CHANNEL-A			
Size	Document Number	Rev	
A2	LA470	SB	
Date:	Tuesday, September 07, 2010	Sheet	68 of 103



◀Core Design▶

 緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
VRAM CHANNEL-A	
Size A2	Document Number LA470
Date: Tuesday, September 07, 2010	Sheet 89 of 103 Rev SB





ulator GFX <http://hobi-elektronika.net>





Title	DC/DC VGA CORE RT8208A
-------	-------------------------------


Size	Document Number	LA47
------	-----------------	------

Date: Tuesday, September 07, 2010 Sheet 92 of 103

+3VS to 3.3V_DELAY Transfer



1.05V to 1.05V_VGA_S0 Transfer



<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)

<Core Design>	
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LVDS Switch	
Size A2	Document Number LA470
Date Tuesday, September 07, 2010	Rev SB
Sheet 94 of 100	

<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)


<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size	Document Number		Rev
A3	LA470		SB
Date:	Tuesday, September 07, 2010		Sheet 95 of 103

http://laptopblue.vn/

http://hobi-elektronika.net


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
TOUCH PANEL			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010		Sheet 96	of 103


CPU Plate




VGA Std-off




Structure boss




MiniPCI Std-Off



Check test point



Test Point放在Dimm Door打開可量測處



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title UNUSED PARTS/EMI Capacitors		
Size A3	Document Number LA470	Rev SB
Date: Tuesday, September 07, 2010 Sheet 97 of 103		

(Blanking)

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size A4	Document Number LA470		Rev SB
Date:	Tuesday, September 07, 2010	Sheet 98 of	103



(AC mode)


red word: KBC GPIO

ce <http://hobi-elektronika.net>
http://laptopblue.vn/ (DC mode)

(DC mode)

red word: XBC GPL







PCH SMBus Block Diagram

<http://hobi-elektronika.net>


KBC SMBus Block Diagram



Thermal Block Diagram




Audio Block Diagram



<http://hobi-elektronika.net>
<http://laptopblue.vn/>

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change History			
Size A4	Document Number LA470		Rev SB
Date: Tuesday, September 07, 2010	Sheet	103	of 103