

<http://laptopblue.vn/>

Schematics Page Index (Title / Revision / Change Date)							
Page	Title of Schematics Page	Rev.	Date	Page	Title of Schematics Page	Rev.	Date
01	Schematics Page Index	0.20	06/5/22	36	DC_IN/Charger (MAX1909)	0.20	06/5/22
02	Block Diagram	0.20	06/5/22	37	SYSPWR(+3VALW/+5VALW)	0.20	06/5/22
03	Yonah(HOST BUS) 1/2	0.20	06/5/22	38	SYSPWR(+1_5VRUN/+1_05VRUN)	0.20	06/5/22
04	Yonah(HOST BUS) 2/3	0.20	06/5/22	39	VHCORE(ISL6262)	0.20	06/5/22
05	Yonah(Power/Gnd) 3/3	0.20	06/5/22	40	Others power plan	0.20	06/5/22
06	CALISTOGA (HOST) 1/7	0.20	06/5/22	41	OVP protection	0.20	06/5/22
07	CALISTOG (DMI) 2/7	0.20	06/5/22	42	DDR2PWR(+1_8V_SUS/+0_9VRUN)	0.20	06/5/22
08	CALIST (GRAPHIC) 3/7	0.20	06/5/22	43	CLOCK GEN	0.20	06/5/22
09	CALISTOGA (DDRII) 4/7	0.20	06/5/22	44	HOLE	0.20	06/5/22
10	CALIST (POWER,VCC) 5/7	0.20	06/5/22	45	POWER SEQUENCE	0.20	06/5/22
11	CALIST (VCC CORE) 6/7	0.20	06/5/22	46	History	0.20	06/5/22
12	CALIST (VSS) 7/7	0.20	06/5/22	47	History	0.20	06/5/22
13	DDRII(SO-DIMM_0) 1/3	0.20	06/5/22				
14	DDRII(SO-DIMM_1) 2/3	0.20	06/5/22				
15	DDRII(Termination) 3/3	0.20	06/5/22				
16	LVDS / S_VIDEO	0.20	06/5/22				
17	ICH7-M( PCI/USB ) 1/5	0.20	06/5/22				
18	ICH7-M( LPC,IDE,SATA )2/5	0.20	06/5/22				
19	ICH7-M( GPIO) 3/5	0.20	06/5/22				
20	ICH7-M( POWER) 4/5	0.20	06/5/22				
21	ICH7-M( GND) 5/5	0.20	06/5/22				
22	SATA HDD/CD-ROM	0.20	06/5/22				
23	EC+KBC	0.20	06/5/22				
24	Flash ROM/XBUS	0.20	06/5/22				
25	Mini_Card/BT	0.20	06/5/22				
26	FAN/HW THERMAL PROTECT	0.20	06/5/22				
27	EXPRESS/OIDE/TP	0.20	06/5/22				
28	PCI (PCI BUS)	0.20	06/5/22				
29	PCI ( ILINK)	0.20	06/5/22				
30	PCI (MS)	0.20	06/5/22				
31	PCI ( PCMCIA)	0.20	06/5/22				
32	USB2.0	0.20	06/5/22				
33	CRT	0.20	06/5/22				
34	DB CONNS & LED	0.20	06/5/22				
35	Power Design Diagram	0.20	06/5/22				

PCB P/N:

1P-0065102-80SA - FUBAI  
1P-0065201-80SA - NANYA  
1P-0065503-80SA - HANNSTAR

Project Code & Schematics Subject:

MS60-L Main Board

P. Leader	Check by	Design by

FOXCONN

HON HAI PRECISION IND. CO., LTD.  
CPBG - R&D Division


Title

Index Page

Size	Document Number	Rev
Custom	MS60-1-05 (MBX-163)	0.20
Date:	Monday, June 19, 2006	Sheet 1 of 47

# MS60 (CALISTOGA GM Block Diagram)

<http://laptopblue.vn/>



SYSTEM DC/DC MAX8734 P.37	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +5VALW_LDO +3VALW +ECVCC
SYSTEM DC/DC MAX8743 P.38	
INPUTS	OUTPUTS
DCBATOUT	+1_5VRUN +1_0VRUN
SC486 P.42	
DCBATOUT	+1_8V_83_SUS +0_9VRUN

CPU DC/DC ISL6262 P.39	
INPUTS	OUTPUTS
DCBATOUT	VHORE

AMP DC/DC MAX1616 P.40	
INPUTS	OUTPUTS
DCBATOUT	+8VRUN

MAXIM CHARGER MAX1909 P.36	
INPUTS	OUTPUTS
AD+	BT+ DCBATOUT

http://laptopblue.vn/

Layout note:  
no stub on  
H\_STPCLK#


A#[32-39], APM#[0-1]:  
Leave escape routing  
on for future  
functionality

ICH7M's GPIO12: VIL----> -0.5V ~ 0.8V  
VIH----> 2.0V ~ 3.3+0.5V  
YONAH's PROCHOT#: VIL----> -0.1V ~ 0.3\*VCCP  
VIH----> 0.7\*VCCP ~ VCCP+0.1

If PROCHOT# is routed between  
CPU, IMVP and MCH, pull-up  
resistor has to be 75 ohm +-5%

Place close to CPU

Layout Note:  
Zo=55 ohm, 0.5"  
max for GTLREF.




FSB Frequency Table:

BSEL[2:0]	Freq.(MHz)
LLL	Reserve
LLH	133
LHL	Reserve
LHH	166


Layout Note:  
Comp0,2 connect with Zo=27.4 ohm, make  
trace length shorter then 0.5".  
Comp1,3 connect with Zo=55 ohm, make  
trace length shorter then 0.5".

```
CPU_VCCA---->130mA
CPU_VCCP---->2.5A
CPU_VCC----->36A for Yona
                44A for Merom
```








Layout Note: Route  
VCCSENSE traces at 27.4  
Ohms with 50 mil spacing.  
Place PU and PD within 1  
inch of cpu.

width=18 mil  
spacing=7 mil



<http://laptopblue.vn/>

W/S = 10/20mil



4 H\_D#[63..0]

H_D#0	F1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	H1	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	H3	H_D#_4
H_D#5	K2	H_D#_5
H_D#6	G1	H_D#_6
H_D#7	G2	H_D#_7
H_D#8	K9	H_D#_8
H_D#9	K1	H_D#_9
H_D#10	K7	H_D#_10
H_D#11	J8	H_D#_11
H_D#12	H4	H_D#_12
H_D#13	J3	H_D#_13
H_D#14	K11	H_D#_14
H_D#15	G4	H_D#_15
H_D#16	T10	H_D#_16
H_D#17	W11	H_D#_17
H_D#18	T3	H_D#_18
H_D#19	U7	H_D#_19
H_D#20	U9	H_D#_20
H_D#21	U11	H_D#_21
H_D#22	T11	H_D#_22
H_D#23	W9	H_D#_23
H_D#24	T1	H_D#_24
H_D#25	T8	H_D#_25
H_D#26	T4	H_D#_26
H_D#27	W7	H_D#_27
H_D#28	U5	H_D#_28
H_D#29	T9	H_D#_29
H_D#30	W6	H_D#_30
H_D#31	T5	H_D#_31
H_D#32	AB7	H_D#_32
H_D#33	AA9	H_D#_33
H_D#34	W4	H_D#_34
H_D#35	W3	H_D#_35
H_D#36	Y3	H_D#_36
H_D#37	Y7	H_D#_37
H_D#38	W5	H_D#_38
H_D#39	Y10	H_D#_39
H_D#40	AB8	H_D#_40
H_D#41	W2	H_D#_41
H_D#42	AA4	H_D#_42
H_D#43	AA2	H_D#_43
H_D#44	AA6	H_D#_44
H_D#45	AA10	H_D#_45
H_D#46	Y8	H_D#_46
H_D#47	Y8	H_D#_47
H_D#48	AA1	H_D#_48
H_D#49	AB4	H_D#_49
H_D#50	AC9	H_D#_50
H_D#51	AB11	H_D#_51
H_D#52	AC11	H_D#_52
H_D#53	AB3	H_D#_53
H_D#54	AC2	H_D#_54
H_D#55	AD1	H_D#_55
H_D#56	AD9	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AD7	H_D#_58
H_D#59	AC6	H_D#_59
H_D#60	AB5	H_D#_60
H_D#61	AD10	H_D#_61
H_D#62	AD4	H_D#_62
H_D#63	AC8	H_D#_63

H_XRCOMP	E1	H_XRCOMP
H_XSCOMP	E2	H_XSCOMP
H_XSWING	E4	H_XSWING
H_YRCOMP	Y1	H_YRCOMP
H_YSCOMP	U1	H_YSCOMP
H_YSWING	W1	H_YSWING

43 CLK\_MCH\_BCLK#

43 CLK\_MCH\_BCLK#

AG2


AG1

GM Q988CGM 12-0G88CGM-0000  
PM Q988CPM 12-0G88CPM-0000  
GML 940GML-QK60-A3 12-940GML0-A300


HOST

H_A#_3	H_A#3	H_A#[3..31] 3
H_A#_4	H_A#4	
H_A#_5	H_A#5	
H_A#_6	H_A#6	
H_A#_7	H_A#7	
H_A#_8	H_A#8	
H_A#_9	H_A#9	
H_A#_10	H_A#10	
H_A#_11	H_A#11	
H_A#_12	H_A#12	
H_A#_13	H_A#13	
H_A#_14	H_A#14	
H_A#_15	H_A#15	
H_A#_16	H_A#16	
H_A#_17	H_A#17	
H_A#_18	H_A#18	
H_A#_19	H_A#19	
H_A#_20	H_A#20	
H_A#_21	H_A#21	
H_A#_22	H_A#22	
H_A#_23	H_A#23	
H_A#_24	H_A#24	
H_A#_25	H_A#25	
H_A#_26	H_A#26	
H_A#_27	H_A#27	
H_A#_28	H_A#28	
H_A#_29	H_A#29	
H_A#_30	H_A#30	
H_A#_31	H_A#31	
H_ADS#	H_ADS# 3	
H_ADSTB#_0	H_ADSTB#0 3	
H_ADSTB#_1	H_ADSTB#1 3	
H_VREF#	H_VREF# 3	
H_BNR#	H_BNR# 3	
H_BPR#	H_BPR# 3	
H_BREQ#0	H_BREQ#0 3	
H_CPURST#	H_CPURST# 3	
H_DBSY#	H_DBSY# 3	
H_DEFER#	H_DEFER# 3	
H_DPWR#	H_DPWR# 4	
H_DRDY#	H_DRDY# 3	
H_DINV#_0	H_DINV#0	H_DINV#[3..0] 4
H_DINV#_1	H_DINV#1	
H_DINV#_2	H_DINV#2	
H_DINV#_3	H_DINV#3	
H_DSTBN#_0	H_DSTBN#0	H_DSTBN#[3..0] 4
H_DSTBN#_1	H_DSTBN#1	
H_DSTBN#_2	H_DSTBN#2	
H_DSTBN#_3	H_DSTBN#3	
H_DSTBP#_0	H_DSTBP#0	H_DSTBP#[3..0] 4
H_DSTBP#_1	H_DSTBP#1	
H_DSTBP#_2	H_DSTBP#2	
H_DSTBP#_3	H_DSTBP#3	
H_HIT#	H_HIT# 3	
H_HITM#	H_HITM# 3	
H_LOCK#	H_LOCK# 3	
H_REQ#_0	H_REQ#0	H_REQ#[4..0] 3
H_REQ#_1	H_REQ#1	
H_REQ#_2	H_REQ#2	
H_REQ#_3	H_REQ#3	
H_REQ#_4	H_REQ#4	
H_RS#_0	H_RS#0	H_RS#[2..0] 3
H_RS#_1	H_RS#1	
H_RS#_2	H_RS#2	
H_SLPCPU#	H_SLPCPU#	H_CPUSLP# 4
H_TRDY#	H_TRDY# 3	


Place Cap.  
near GMCH  
within 100  
mils.




FOXCONN HON HAI PRECISION IND. CO., LTD.	
CPBG - R&D Division	
Title <b>CALISTOHA (HOST)</b>	
Size A3	Document Number <b>MS60-1-05 (MBX-163)</b>
Date: Monday, June 19, 2006	Rev 0.20
Sheet 6 of 47	














http://laptopblue.vn/



<http://laptopblue.vn/>

7 MCH\_CFG\_5 1 30MIL TP45

MCH\_CFG\_5  
Low = DMIX2  
High = DMIX4

7 MCH\_CFG\_6 1 30MIL TP40

MCH\_CFG\_6  
Low = Moby Dick  
High = Calistoga  
DDR2 select (default high)

7 MCH\_CFG\_7 1 30MIL TP36

MCH\_CFG\_7  
(CPU Strap)  
Low = RSVD  
High = Mobile Yonah processor

7 MCH\_CFG\_9 1 30MIL TP35

MCH\_CFG\_9  
(PCIe Graphics Lane)  
Low = Reverse Lane  
High = Normal operation

For layout convenience

7 MCH\_CFG\_10 1 30MIL TP35

MCH\_CFG\_10  
(HOST PLL VCC SELECT)  
Low = RESERVED  
High = MOBILITY

7 MCH\_CFG\_11 1 30MIL TP35

MCH\_CFG\_11  
(PSB 4x CLK ENABLE)  
Low = Reserved  
High = Calistoga

7 MCH\_CFG\_12 1 30MIL TP47  
7 MCH\_CFG\_13 1 30MIL TP55

MCH\_CFG\_13:12  
(XOR/ALLZ)  
00=Partial Clock Gating Disable  
01=XOR Mode Enable  
10=All-Z Mode Enable  
11=Normal Operation(Default)

7 MCH\_CFG\_16 1 30MIL TP44

MCH\_CFG\_16  
(FSB Dynamic ODT)  
Low = Dynamic ODT Disabled  
High = Dynamic ODT Enable



MCH\_CFG\_18  
(VCC\_CORE Select)  
Low = 1.05V(default)  
High = 1.5V

MCH\_CFG\_19  
(DMI LANE REVERSAL)  
Low = Normal(default)  
High = LANES REVERSED

MCH\_CFG\_20  
(PCIe Backward Interoperability mode)  
Low = Only SDVO or PCIE x1 is operational (defaults)  
High = SDVO and PCIE x1 are operating simultaneously via the PEG port

Layout Noe:  
Location of all MCH\_CFG strap resistors needs to be close to trace to minimize stub




Check CALISTOGA version , after A2 version , if systec can't boot up then NC the pull low R










1.8V per DIMM=3.08A




<http://laptopblue.vn/>



**Layout note: Place 1 cap close to every 1 R-pack terminated to +0\_9VRUN**




**Layout note: Place 1 cap close to every 1 R-pack terminated to +0\_9VRUN**






## LVDS




## PANEL ID




Size	13.3" wide		
Vendor	AUO	SHARP	
Type			
Panel ID Check[2..0]	001	010	




## LVDS CONNECTOR



## LCD POWER



## S-VIDEO




## INVERTER CONNECTOR

The screenshot shows a network packet capture with a red arrow pointing to a GET request. The packet details are as follows:


Time	Source	Destination	Protocol	Length	Info
28.000000	10.0.2.15	10.0.2.1	HTTP	100	GET http://laptopblue.vn/ HTTP/1.1

The packet details pane shows the following structure:


- Ethernet II, Src: VirtualBox\_\_enp0s8 (08:00:00:00:00:00), Dst: VirtualBox\_\_enp0s8 (08:00:00:00:00:00)
- Internet Protocol Version 4, Src: 10.0.2.15, Dst: 10.0.2.1
- TCP, Src Port: 54321, Dst Port: 80
- Hypertext Transfer Protocol, GET http://laptopblue.vn/ HTTP/1.1



## PCI Pullups



Test leakage voltage in BB




Place within  
500 mils of  
ICH


Place within 500 mils of  
ICH and don't routing next  
to high speed signals


Min : 18ms

+ECVCC




<http://laptopblue.vn/>







http://laptopblue.vn/




CN21's pin18 change connection from NC to GND.  
DVT 0616



+3VRUN\_ODD  
Change from +3VRUN to +3VRUN\_ODD  
DVT 0616


H: Slave  
L: Master  
ODD must Master







CD-ROM CONN

Del R516,R517,C580  
DVT 0615











23 SIO\_FA[19..0]  

23 SIO\_FD[7..0]  


<http://laptopblue.vn/>





## WWAN POWER


U12 change to SC1565IS-2.5TRT  
DVT 0617




FOXCONN		HON HAI PRECISION IND. CO., LTD.	
Title		CPBG - R&D Division	
Size		Document Number	
Custom		MS60-1-05 (MBX-163)	
Date:		Monday, June 19, 2006	Sheet 25 of 47

<http://laptopblue.vn/>

# FAN




# CPU SENSOR



Place Thermal-Sensor near  
CPU & GMCH.

## HW THERMAL PROTECTION




HW thermal shut down tempature  
setting 95 degree . Put Near CPU

**FOXCONN** HON HAI PRECISION IND. CO., LTD.  
CPBG - R&D Division


Title **FAN/HW THERMAL PROTECT**


Size A3	Document Number <b>MS60-1-05 (MBX-163)</b>	Rev 0.21
Date: Monday, June 19, 2006	Sheet 26 of 47	

<http://laptopblue.vn/>



FOXCONN HON HAI PRECISION IND. CO., LTD.		
CPBG - R&D Division		
Title		
OIDE/TP		
Size	Document Number	Rev
Custom	MS60-1-05 (MBX-163)	0.20
Date:	Monday, June 19, 2006	Sheet 27 of 47












<http://laptopblue.vn/>


## MS Duo / Pro











Added for MOR's requirement  
DVT 0619













<http://laptopblue.vn/>














TON connect to GND = 5V/400KHZ, 3.3V/500KHZ  
ILIM5/ILIM3 for setting OCP


http://laptopblue.vn/






http://laptopblue.vn/







$$VIINP = I_{source} \times R_{s1} \times GIINP \times R$$

VIINP	W/O	W/I
AC_OFF_3#	1.525V/99W	1.28V/83W
PWRLIMIT	1.246V/81W	0.994V/65W






<http://laptopblue.vn/>



### FOR EMI



FOXCONN HON HAI PRECISION IND. CO., LTD.			
CPBG - R&D Division			
Title <b>HOLE</b>			
Size A4	Document Number <b>MS60-1-05 (MBX-163)</b>		Rev 0.20
Date: Monday, June 19, 2006	Sheet 44	of 47	




NOTE : ( EC KB3910 Min. response time is 1ms)

- T00 : R=47K , C = 0.1uF is ENE recommend value please refer to KB3910B0-AN4A-200
- T01 : 5ms is for ALW VCC supplies must never be active while the ECVCC supply is inactive.(Please refer to Intel 16971 Page 300 of t200 timing)  
PS : For KB3910 timing : After ECRST# goes to high ,EC must be check sum and initialized register.For MS01, we measure the T01 Min. 200ms is needed.In MS10 , we will measure this timing again.
- T02 : ALW\_PWRGD:H to PM\_RSMRST#:H at least 5ms (Please refer to 16971 Page 300 of t205 timing)
- T04 : For MS01 SPEC Min. is 50 ms(Normal SPEC is 20ms)
- T05 : T05 : RSMRST# active High to SLP\_S5# active High Max. is 110ms(Please reference Intel 16971 Page 301of t232 timing)
- T06(Please reference Intel 16971 Page 301 of t234 timing)
- T07 : For MS01 current SPEC Min. is 25 ms(Please refer Intel 16971Page 301 t208 SPEC is Min 10ms )
- T08 : For MS01 current SPEC Min. is 1 ms(1ms is EC KB3910 at least response time)
- T09 : For MS01 current SPEC
- T10 :Please refer to Intel 16971 Page 300 of t214 timing
- T11 :Please refer to Intel 16971 Page 303 of t216 timing
- T12 : PM\_RSMRST# ACTIVE HIGH TO PM\_PWRBTN# ACTIVE LOW is 400ms(Normal SPEC is 110ms/Please reference Intel 16971 Page 301of t232 timing)
- T13 : For MS01 current SPEC Min. is 700 ms(Normal SPEC is 1ms that EC can response)
- T14 : For MS01 current SPEC Min. is 5 ms
- DDR2 1.8V from 0V to 2V Max. is 2 ms please refer to Intel 16981 Page 304
- IMVP\_OK is same with SB\_PWRGD(reserved And Gate with SYS\_PWRGD)
- In G7X power sequence :3VRUN-->NVDD,PEX\_VDD-->1\_8VRUN
- T15 : Please refer to MAX8771 datasheet
- T16: Please refer to MAX8771 datasheet
- T17 : Please refer to Intel CK410(14690) page 53
- T18 : The ICH7 drives PLTRST# active a minimum of 1ms when initiated through the Reset Control register I/O Register CF9h)
- CPUPWRGD is an output signal that presents a logical AND of the ICH7's PWROK and VRMPWRGD signals
- T20 : From ECRST# L->H to IMVP\_PWRGD L->H. If EC's 32KHz is not stable, LPC I/F will hang. So the 1sec must be guaranteed.(Requested by Doi's san 05/13)

Remark: (Item1,2,3 add Diode; Item4,5,6 add discharge circuit; Item7 for implement TV)  
SPEC please refer to Intel 16981 15.4 GMCH/ICH7M Platform Power -up Requirements)

- V5REF(+5VRUN) -> +3VRUN, dt:0.7mV
- V5REF\_SUS(+5VALW) -> +3VALW, dt:0.7mV
- +2.5VRUN -> GMCH\_VCC(1.05V), dt:0.7mV
- +1\_5VRUN -> +GMCH(1.05V), dt:0.7mV
- +3.3VRUN -> +2\_5VRUN, dt:0.3mV
- +3.3VRUN -> +5VRUN (VccLAN), dt:0.3mV
- +3\_3VRUN -> +1\_5VRUN(TV), dt:0.7mV



R/C delay  
(47K/  
0.1uF)

T00	T01	T02	T03	T04	T05	T06	T07	T08	T09	T10
within 10ns-2ms	Min. 5 ms	Min. 10 ms	Min. 40ms	Min. 50ms	Max. 110ms	1 ~ 2 RTCLK	Min. 25 ms	Min. 1ms	Min. 10ms	Min. 99ms
T11	T12	T13	T14	T15	T16	T17	T18	T19	T20	
Max. 50ns	Min. 400ms	Min 700ms	Min 5ms	typ 60us	Min : 3ms Max : 8ms	Max 1.8ms	Min 1ms	Min : 99ms	Min :1s	



http://laptopblue.vn/

<68>2006/05/09 PC54,PC58,PC59,PC139 change to X5R,0.1uF,6.3V,10%,0201 for X7R,0.1uF,10V,0201 shortage  
P/N:1C-2B10104-K100

<69>2006/05/11 L33,L34 pin swap .D12 & D10 change to TOP side for layout convenience.  
P/N:1N-0000562-F200

<70>2006/05/12 PR198 change to 5.6k/0402\_1% to modify 1.8V OCP seting value.  
P/N:1R-0000562-F200

<71>2006/05/12 CN23 change to ''FOX\_MH11747-BR2D-4F'' for ME requirement.  
P/N:2N-000400N-FKG0

<72>2006/05/12 CN3,CN8 change to ''FOX\_GB5RF120-1200-7F'' for ME requirement.  
P/N:1N-0012001-F0T0

<73>2006/05/12 CN7 change to ''FFOXCONN\_GB5RF060\_1200\_7F'' for ME requirement.  
P/N:1N-0006000-F0T0

<74>2006/05/12 CN12,CN16 change to ''FOXCONN\_UB11193\_C1304\_4F'' for ME requirement.  
P/N:1N-0004000-FEG0

<75>2006/05/12 CN9 change to ''FOXCONN\_HS8206E'' for ME requirement.  
P/N:1N-0006001-M1T0

<76>2006/05/16 Due to ripple noise issue.PC74,PC175 change to ''Panasonic,EEFSX0D331ER''  
.Del PC75 for power requirement.  
P/N:1C-42T0337-MX00

<77>2006/05/17 Add PQ55,PQ56,PR200,PR201,PR202,PR203 for power discharge.  
P/N:17-2N7002D-W000  
P/N:1R-0000331-J300  
P/N:1R-0000104-F100  
P/N:1R-0000101-J200

<78>2006/05/17 U24 change to ''FOXCONN\_P24782A\_2743\_01'' for ME requirement.  
P/N:1N-1478002-0000

<79>2006/05/18 PC67 change to 10pF 0402,and need to mount for power requirement.  
P/N:1C-2N20100-J000

<80>2006/05/18 CN12,CN16 change footprint to ''FOXCONN\_UB11193\_C1304\_4F\_HM'' for DFM.

<81>2006/05/18 Add R519,R520,C593,C594 on ''IAC\_BITCLK'' signal for EMI requirement.  
P/N:1R-0000000-J200  
P/N:1C-2N20330-J000

<82>2006/05/18 H13,H15 footprint change to '' hole\_tc236bc315d114'' for ME requirement.  
P/N:1X-HOLE000-0232

<83>2006/05/19 CN25 need change to P/N:1N-1200007-0000. CN26 need change to P/N:1N-1200008-0000. Because P/N:1N-120000C-0000 & P/N:1N-120000D-0000 part number are not available.

<84>2006/05/19 Add PC177,PC178,PC179,PC180 on DC\_IN trace for EMI requirement.  
P/N:1C-2B30104-K000

<85>2006/05/22 Del R89,R140,R127.Add L54,L55,L56 (0 ohm change to bead) for EMI requirement.  
P/N:1L-BEBMS16-0801

<86>2006/05/30 change R517 from 10Kohm to 0ohm for solving the ODD issue.  
P/N:1R-0000000-J200

#### DVT change list

<87>2006/06/15 Delete R264.R271 for Debug BD LED.

<88>2006/06/15 Del reset IC form ODD portion.Del R516,R517,C580. Change U37 to 74AHC1G08GW and connect GPIO\_ODD\_RST# form KBC for ODD reset.

<89>2006/06/15 Add R521 1k ohm and change R244 connection form ''ALW\_ON'' to ''ALW\_ON\_1'' for customer's requirement.  
P/N : 1R-0000102-J200

<90>2006/06/16 PORT\_DET# change from EC's pin81 to EC's pin176 for noise decreasing.

<91>2006/6/16 remove RP13 and replace with R519/R520 for WLAN issue improving.  
P/N : 1R-0000220-F200

<92>2006/6/16 Add one GPIO signal ''VISTA\_SUPPORT#'' that is connected form EC's pin99 to CN1's pin17 to support Vista OS.

<93>2006/6/16 Add PQ57,P181 for ODD power plane.  
P/N:17-S1234-BSD00  
P/N:1C-2B30106-K200

<94>2006/6/16 (HDD connector)CN21's pin18 change connection from NC to GND for the starting timing improvement.

<95>2006/6/17 Change PQ52 from SI7392DP to IRF807Z and change PQ53 from SI7336ADP to IRF8113 for power requirement.  
P/N:17-1RF7807-2000  
P/N:17-1RF8113-0000

<96>2006/6/17 PR198 change from 5.6K ohm to 7.32K ohm to modify OCP setting value.  
P/N:1R- 0007321-F200

<97>2006/6/17 U12 change from G961-18ADJEU to SC1565IS-2.5TRT for WWAN voltage drop improvement.  
P/N:15-SC15651-0000

<98>2006/6/19 pc117,pc179,pc178,pc180,pc115,pc91 change to populate for EMI requirement.

<99>2006/6/19 Add C595 at PRT\_IN power trace for EMI requirement.  
P/N:1C-2B30104-K000

<100>2006/6/19 Add PC116,PC117,PC118,PC120,PC122,PC123,PC124 at DCBATOUT power trace for EMI requirement.  
P/N:1C-2B30105-M000  
P/N:1C-2B30104-K000

<101>2006/6/19 Add R303 10K pulldown at U34's pin1 to avoid start abnormally for customer's requirement.  
P/N:1R-0000103-J200

<102>2006/6/19 PC171 change to NC\_ condition for power requirement.

FOXCONN		HON HAI PRECISION IND. CO., LTD.	
		CPBG - R&D Division	
Title		<b>History</b>	
Size	Document Number		
Custom	<b>MS60-1-05 (MBX-163)</b>	Rev 0.20	
Date:	Monday, June 19, 2006	Sheet	47 of 47