

<http://laptopblue.vn/>

Compal Confidential

QBL50 Schematics Document

AMD Sabine

APU Llano / Hudson M2_M3 / Vancouver Whistler

UMA only / PX Muxless with BACO

2010-02-16

LA-7552P REV: 0.03

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size B	Document Number
				QBL60 LA-7552P	
Date: Tuesday, February 22, 2011				Sheet 1 of 49	Rev 0.03

Compal Confidential

Model Name : QBL60

<http://laptopblue.vn/>

Sabine

VRAM 1G/2G
128M16 x 4/8
page 23, 24

DDR3

Thermal Sensor
ADM1032
page 19

ATI Vancouver Whistler
uFCBGA-962
Page 18~22

GFX x 8 Gen2

GFX x 4
APU HDMI
(UMA / Muxless)

DP x1 (DP0 TXP/N0)

AMD FS1 APU

Llano

uPGA-722 Package

Page 6~10

Memory BUS(DDR3)

Dual Channel

1.5V DDRIII 800~1333MHz

204pin DDRIII-SO-DIMM X2

BANK 0, 1, 2, 3

Page 11, 12

HDMI Conn.
page 28

LVDS Conn.
Reserve eDP
page 27

LVDS

Travis LVDS
Translator
page 26

CRT Conn.
page 27

FCH CRT (VGA DAC)

FCH
Hudson-M2/M3
uFCBGA-656
Page 13~17

P_GPP x 2
GEN1

DP x 4
(DP1 TXP/N 0~4)

UMI

USB2
page 34

USB2
page 34

USB2
(LS-7322P)
page 30

CMOS
Camera
page 27

Mini Card
(with BT)
page 32

Card Reader
RTS5137
page 31

USB
3.3V 48MHz

Port 0

Port 1

Port 5

Port 2

Port 3

Port 4

HD Audio 3.3V 24.576MHz/48Mhz

S-ATA Gen2

port 0

port 1

SATA HDD1
Conn.
page 33

ODD
Conn.
page 33

HDA Codec
ALC269
page 30

GPP1

GPP0

MINI Card 1
WLAN
page 32

LAN(GbE)
BCM57785
page 29

RJ45
page 29

ENE KB930

page 36

Touch Pad
page 38

Int.KBD
page 38

LED
page 37

RTC CKT.
page 25

DC/DC
Interface CKT.
page 39

Power Circuit
page 40~48

External board

LS-7326P
Power/B
page 35

LS-7322P
Audio BD
page 30


BIOS ROM

SYS BIOS (2M)
page 15

EC BIOS (128K)
page 35


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams
				Size B Document Number QBL60 LA-7552P Rev 0.03
				Date: Tuesday, February 22, 2011 Sheet 2 of 49

CLOCK DISTRIBUTION



http://laptopblue.vnu.edu.vn/

DISPLAY DISTRIBUTION



Security Classification	Compal Secret Data			Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	CLOCK / DISPLAY DISTRIBUTION	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number QBL60 LA-7552P
				Date:	Tuesday, February 22, 2011
				Sheet	3 of 49
				Rev	0.03

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+LAN_IO	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

x = 1 is read cmd, x= 0 is write cmd.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (VGA)	1001 101X b	9AH
			(APU)		
			RTD2132S (TL)		

FCH SM Bus 0 address


FCH SM Bus 1 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	D0			
DDR DIMM2	1101 001X b	D2			


Power Plane	Description	S1	S3	S5
Full ON		HIGH	HIGH	HIGH
S1 (Power On Suspend)		HIGH	HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH	HIGH
S4 (Suspend to Disk)		LOW	LOW	HIGH
S5 (Soft OFF)		LOW	LOW	LOW





BTO Option Table

BOM Structure	BTO Item
VGA@	Use VGA (Mux)
X76@	VRAM ID Table
M2@	Use Hudson-M2
M3@	Use Hudson-M3
USB30@	USB30 on M/B
USB20@	USB20 on M/B



BOM Config






18 PCIE_GTX_C_FRX_P[0..7]  
18 PCIE_GTX_C_FRX_N[0..7]  

<http://laptopblue.vn/>



PCIE_FTX_C_GRX_P[0..7] 18
PCIE_FTX_C_GRX_N[0..7] 18

APU To HDMI



 PCIE_FTX_GRX_P[12..15] 28
 PCIE_FTX_GRX_N[12..15] 28



For UMA Mux.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AMD FS1 PCIE / UMI / TSI	
Size	Document Number	Date		Rev	
Custort	QBL60 LA-7552P	Tuesday, February 22, 2011		0.03	
Sheet		6		of 49	



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AMD FS1 DDRIII I/F		
				Size	Document Number	Rev
				QBL60 LA-7552P		
Date:				Tuesday, February 22, 2011	Sheet	7 of 49

To LVDS
Translator

To FCH VGA ML

100MHz

100MHz_NSS

TSI

Serial VID

Close to Header

Route as differential
with VSS_SENSE

APU_VDDNB_RUN_FB_L
APU_VDDNB_SEN route as differential

APU_VDD_RUN_FB_L
APU_VDD_SEN route as differential

Place near APU

Place near APU

System DP

TSI

Serial VID

Close to Header

Route as differential
with VSS_SENSE

APU_VDDNB_RUN_FB_L
APU_VDDNB_SEN route as differential

APU_VDD_RUN_FB_L
APU_VDD_SEN route as differential

JCPU1D

JCPU1D

System DP

TSI

Serial VID

Close to Header

Route as differential
with VSS_SENSE

APU_VDDNB_RUN_FB_L
APU_VDDNB_SEN route as differential

APU_VDD_RUN_FB_L
APU_VDD_SEN route as differential

AMD_TOPEDO_FS-1

CONN@

CONN@

System DP

TSI

Serial VID

Close to Header

Route as differential
with VSS_SENSE

APU_VDDNB_RUN_FB_L
APU_VDDNB_SEN route as differential

APU_VDD_RUN_FB_L
APU_VDD_SEN route as differential

AMD_TOPEDO_FS-1

Place near APU

Place near APU

System DP

TSI

Serial VID

Close to Header

Route as differential
with VSS_SENSE

APU_VDDNB_RUN_FB_L
APU_VDDNB_SEN route as differential

APU_VDD_RUN_FB_L
APU_VDD_SEN route as differential

AMD_TOPEDO_FS-1

AUX 2-5 are for GFX interface
use, they could be selected to I2C
or AUX logic

VDDIO level
Need Level shift

VDDIO level
Need Level shift

VDDIO level
Need Level shift

VDDIO level
Need Level shift

VDDIO level
Need Level shift

VDDIO level
Need Level shift

Close to Header

HDT Debug conn

APU TRST# R598

R601 1 2 10K 0402 5%

R603 1 2 10K 0402 5%

R605 1 2 10K 0402 5%

R607 1 2 10K 0402 5%

R609 1 2 10K 0402 5%

R611 1 2 10K 0402 5%

R613 1 2 10K 0402 5%

R615 1 2 10K 0402 5%

R617 1 2 10K 0402 5%

To LVDS
Translator

To FCH

VDDIO level
Need Level shift

VDDIO level
Need Level shift

VDDIO level
Need Level shift

VDDIO level
Need Level shift

VDDIO level
Need Level shift

Close to Header

HDT Debug conn

APU TRST# R598

R601 1 2 10K 0402 5%

R603 1 2 10K 0402 5%

R605 1 2 10K 0402 5%

R607 1 2 10K 0402 5%

R609 1 2 10K 0402 5%

R611 1 2 10K 0402 5%

R613 1 2 10K 0402 5%

R615 1 2 10K 0402 5%

R617 1 2 10K 0402 5%

If not used, pins are left unconnected (DG ref.)
20101111

DP0_AUXP R554 2 1.8K 0402 5%

DP0_AUXN R555 2 1.8K 0402 5%

ML_VGA_AUXP R547 2 1.8K 0402 5%

ML_VGA_AUXN R556 2 1.8K 0402 5%

TEST25_L R548 1 2 510 0402 1%

TEST25_H R557 1 2 510 0402 1%

TEST35 R558 1 2 300 0402 5%

M_TEST R564 1 2 39.2 0402 1%

R567 1 2 39.2 0402 1%

FS1R1 R571 1 2 10K 0402 5%

FS1R1 : Control S5 Dual PWR plane
in laptop, seems no use

ALLOW_STOP R612 1 2 1K 0402 5%

APU_RST# R577 1 2 1K 0402 5%

APU_RST# R578 1 2 300 0402 5%

APU_PWRGD R580 1 2 300 0402 5%

APU_PROCHOT# R591 1 2 0.0402 5%

APU_THERMTRIP# R592 1 2 0.0402 5%

APU_THERMTRIP# R593 1 2 0.0402 5%

APU_THERMTRIP# R594 1 2 0.0402 5%

APU_THERMTRIP# R595 1 2 0.0402 5%

APU_THERMTRIP# R596 1 2 0.0402 5%

APU_THERMTRIP# R597 1 2 0.0402 5%

APU_THERMTRIP# R598 1 2 0.0402 5%

APU_THERMTRIP# R599 1 2 0.0402 5%

APU_THERMTRIP# R600 1 2 0.0402 5%

APU_THERMTRIP# R601 1 2 0.0402 5%

APU_THERMTRIP# R602 1 2 0.0402 5%

APU_THERMTRIP# R603 1 2 0.0402 5%

APU_THERMTRIP# R604 1 2 0.0402 5%

APU_THERMTRIP# R605 1 2 0.0402 5%

APU_THERMTRIP# R606 1 2 0.0402 5%

APU_THERMTRIP# R607 1 2 0.0402 5%


APU_THERMTRIP# R608 1 2 0.0402 5%

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	AMD FS1 Display / MISC / HDT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number QBL60 LA-7552P
				Date	Tuesday, February 22, 2011
				Sheet	8 of 49

CPU BOTTOM SIDE DECOUPLING

Power Name	Consumption
VDD +CPU_CORE	50A
VDDNB +CPU_CORE_NB	22.5A
VDDIO +1.5V	4A
VDDP / VDDR +1.2VS	3A / 3.5A
VDDA +2.5VS	0.75A

CORE_NB	CPU_CORE
330uF X 2	330uF X 4
22uF X 4	22uF X 11




Demo Board Capacitor (include PWM side)						
CPU_CORE	CORE_NB	VDDIO_SUS	VDDIO_SUS	VDDP/R_PWM	VDDP	VDDR
470uF x 6	470uF x 4	(CPU side)	(DIMM x2)	470uF x 2	10uF x 3	4.7uF x 4
22uF x 9	22uF x 6	680uF x 1	100uF x 4	10uF x 1	0.22uF x 2	0.22uF x 4
0.22uF x 2	0.22uF x 2	330uF x 1	0.1uF		180pF x 2	1nF x 4
180pF x 2	180uF x 3	22uF x 3			4.7uF x 4	180pF x 4
10nF x 3		0.22uF x 6				
		180pF x 4				

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	AMD FS1 PWR / GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	QBL60 LA-7552P
				Date	Tuesday, February 22, 2011
				Sheet	9 of 49
				Rev	0.02

HPD


Translator HPD

From Translator




CRT HPD

From FCH




HDMI HPD

From HDMI Conn




<http://laptopblue.vn/>


Panel ENBKL



Panel ENVDD






Panel PWM




Q15 / Q19 / Q21 change to SB000006A00
20101228

Security Classification		Compal Secret Data				Title					
Issued Date		2010/08/04		Deciphered Date		2010/08/04		AMD FS1 Singal Level Shifter			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number		Rev	
						Custm		QBL60 LA-7552P		0.03	
						Date:		Tuesday, February 22, 2011		Sheet 10 of 49	





DIMM_A STD H:9.2mm
<Address: 00>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRIII SO-DIMM 1	
Size	Document Number	Rev		Date	
Custord	QBL60 LA-7552P	0.03		Tuesday, February 22, 2011	
		Sheet		11 of 49	




Place near DIMM2




DIMM_B STD H:5.2mm
<Address: 01>


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	DDRIII SO-DIMM 2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.03
Date: Tuesday, February 22, 2011				QBL60 LA-7552P	
Sheet 12 of 49					

http://laptopblue.vn/






http://laptopblue.vn/



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number QBL60 LA-7552P
				Date	Rev
				Tuesday, February 22, 2011	0.03
				Sheet	15 of 49

STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




DEBUG STRAPS


FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

PCI_AD26	PCI_AD27		PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



If support ML DAC power down when no VGA plug






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	Hudson-M2/M3-POWER/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.03
				Custmr	QBL60 LA-7552P	
				Date:	Tuesday, February 22, 2011	Sheet



http://laptopblue.vn/

<VARY_BL>
LCD PWM (pulse width modulated)
output to adjust LCD brightness
Active High ,external PD need



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	Vancouver_ PCIE / LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.03
				Document Number	
				QBL60 LA-7552P	
Date:				Tuesday, February 22, 2011	Sheet 18 of 49

Strap Name	Pin Straps description <all internal PD>	Setting
VIP_DEVICE_EN	V2SYNCR (GENLK_VSYNCR) VIP Device Strap Enable Indicates to the software driver (Internal PD) 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	GPIO9 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPIO0 Transmitter Power Saving Enable (Internal PD) 0: 50% Tx output swing 1: full Tx output swing	1
TX_DEEMPH_EN	GPIO1 PCI Express Transmitter De-emphasis Enable (Internal PD) 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
CONFIG[2]	GPIO13,12,11 (config 2,1,0) : (Internal PD) a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. memory apertures 128 MB 000 b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 256 MB 001 64 MB 010	001
CONFIG[1]	GPIO12	
CONFIG[0]	GPIO11	
BIOS_ROM_EN	GPIO22 Enable external BIOS ROM device (Internal PD) 0: Disable, 1: Enable	0
AUD[1]	HSYNCR 00: No audio function; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	00
AUD[0]	VSYNCR	
BIF_GEN2_EN	GPIO2 0: Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	1
RESERVED	H2SYNCR GPIO8 GPIO21 Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI




GPIO5 fast-power reduction:
HW control will cause display disturb
should use SW method control
GPIO6 voltage control signal, No use can NC!

GPIO7 Controls backlight on/off.
Active High, need external PD
If GPIO22 High, GPIO 11-13->CFG[0:2]
Config ROM type, GPU has internal PD

GPIO6,15,16,20
Voltage control signal
GPIO6,15 no use can NC
Thermal monitor interrupt
Critical temperature fault

Reserved
External BIOS device
DN(1)/OFF(0) Inter PD
Internal Debug
no use can floating
ON(1)/OFF(0)
Stereo Sync
no use can NC
For ATI Cross fire
no use can NC



NC on Park,
Robson and Seymour
NC on Park, Robson

NC on Park,
Robson and Seymour

Global Swap Lock on
Multiple GPUs

Move to
DDCLK_AUX3P,DDCDA_AUX3N,
XK30
XK31

VGA GPIO9
VGA GPIO10
VGA GPIO11
VGA GPIO12
VGA GPIO13

VGA GPIO10
VGA GPIO11
VGA GPIO12
VGA GPIO13

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB


GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB

GPIO 22 ROMCSB
GPIO 22 ROMCSB



NC on Park,
Robson and Seymour



Not share via for other GND

NC on Whistler
and Seymour

Whistler and Seymour
Except A2VSSQ change to TSVSSQ,
others are NC

NC on Park,
Robson and Seymour

NC on Park,
Robson and Seymour




GPIO8 Serial-ROM output from ROM.
GPIO9 Serial-ROM input to ROM.
GPIO10 Serial-ROM clock to ROM.
GPIO22 external BIOS-ROM enable

if GPIO22 High, GPIO 11-13->CFG[0:2]
Config ROM type, GPU has internal PD
if GPIO22 Low, GPIO 11-13->CFG[0:2]
Config Primary memory-aperture size
CFG[3:0]
128MB 000
256MB 001
64MB 010

GPIO8,GPIO9,GPIO10 no use can NC
GPIO22
Enable need 3K PH, no use must NC

Seymour/Whistler :
DPA_VDD10,DPB_VDD10
can combian to DPAB_VDD10
DPC_VDD10,DPE_VDD10
can combian to DPCD_VDD10
DPE_VDD10,DPD_VDD10
can combian to DPEF_VDD10


**DPx-VSSR,DPx_PVSS can combian to DP_VSSR
(Manhatann should have individual GND)
where x is A,B,C,D,E,F**



Seymour/Whistler:
AL21:PX_EN
use to control discrete GPU regulators
for power express BACO mode
Support BACO:
output High3.3V:turn off regulators (BACO mode on)
output Low0V:turn on regulators (BACO mode off)
need PD resistor
No support BACO:
left NC


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	Vancouver_Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number QBL60 LA-7552P
				Date:	Tuesday, February 22, 2011
				ISheet	22 of 49
				Rev	0.05

http://laptopblue.vn




Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	VRAM_DDR3 / Channel A		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	QBL60 LA-7552P	0.03	
				Date:	Tuesday, February 22, 2011	Sheet	23 of 49

http://lapto.blue.vn/





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	VRAM DDR3 / Channel B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	QBL60 LA-7552P
				Date:	Tuesday, February 22, 2011
				ISheet	24 of 49

Power Sequence of Whistler and Seymour




For PX sequence, >2mS delay is required between PE_GPIO1 and VGA_PWR_ON



VGA Power Enable Signal Mapping table

Signal	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG

VGA Power Enable Signal Mapping table	
VGA_PWR_ON source signal	Whistler
+3.3VSG	SUSP#
+1.8VSG	VGA_PWR_ON
+1.0VSG	VGA_PWR_ON
+VDDCI	Combine with +VGA_CORE
+VGA_CORE	1.5_VDDC_PWREN
+1.5VSG	1.5_VDDC_PWREN






Security Classification				Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	VGA power sequence and BACO		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	0.03
				Date:	Tuesday, February 22, 2011	Sheet	25 of 49

EEROM


Security Classification		Compal Secret Data				
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	LVDS Translator - RTD2132S	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.03
				QBL60 LA-7552P		
				Date:	Tuesday, February 22, 2011	Sheet

CRT


<http://laptopblue.vn/>




Panel LCDVDD Control




Panel Backlight Control








Panel PWM Control



For EMI, close to JLVDS1.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P10-LVDS/CRT CONN
Size	C	Document Number	QBL60 LA-7552P	Rev 0.03
Date:	Tuesday, February 22, 2011	Sheet	27	of 49




Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2010/08/04	Deciphered Date		2010/08/04				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title	HDMI Connector		
						Size	Document Number		Rev 0.03
						QBL60 LA-7552P			
						Date:	Tuesday, February 22, 2011		Sheet

<http://laptopblue.vn/>



Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	P25-LAN RTL8111E	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number	Rev
		QBL60 LA-7552P		QBL60 LA-7552P	0.02
		Date: Tuesday, February 22, 2011		Sheet 29	of 49

<http://laptopblue.vn/>




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/06/30				Title			
				Deciphered Date				2012/06/30			
								S06160 LA-7552P			
								Rev			
								0.03			
								Date: Tuesday, February 22, 2011			
								Sheet 30 of 49			

Mini-Express Card for WLAN/WiMAX(Half)

<http://laptopblue.vn/>



Mini-Express Card(WLAN/WiMAX)



Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.


LPC_FRAME# R	R1573	1	2	0.0402_5%	LPC_FRAME#	LPC_FRAME#	13,36
LPC_AD3 R	R1574	1	2	0.0402_5%	LPC_AD3	LPC_AD3	13,36
LPC_AD2 R	R1575	1	2	0.0402_5%	LPC_AD2	LPC_AD2	13,36
LPC_AD1 R	R1576	1	2	0.0402_5%	LPC_AD1	LPC_AD1	13,36
LPC_AD0 R	R1577	1	2	0.0402_5%	LPC_AD0	LPC_AD0	13,36
PCI_RST# R	R1578	1	2	0.0402_5%	PLT_RST#	PLT_RST#	13,36
CLK_PCIE_DB	R1579	1	2	0.0402_5%	CLK_PCIE_DB	CLK_PCIE_DB	13

LED




<http://laptopblue.vn/>










SATA HDD Conn.



SATA ODD FFC Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev
					QBL60 LA-7552P	0.03
				Date:	Tuesday, February 22, 2011	Sheet 33 of 49




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P32-USB/BT/USBsub	
Size		Document Number		Rev	
Custom		QBL60 LA-7552P		0.03	
Date:		Tuesday, February 22, 2011		Sheet 34 of 49	



ON/OFF switch **Power Button**




Fan Control Circuit




EC BIOS ROM



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P31-KB /SW/TP/Lid	
Size	Document Number	QBL60 LA-7552P		Rev	0.03
Date:	Tuesday, February 22, 2011	Sheet	35	of	49




INT_KBD Conn.




CONN PIN define need double check

<http://laptopblue.vn/>






IU	BRD	Ra	Rb	Vab
0	R01 SR	100K	0	0V
1	R02 ER	100K	8.2K	0.25V
2	R03 PR	100K	18K	0.5V
3	R10 MP	100K	33K	0.82V




P9 FS1 PWR/GND




To TP/B Conn.





+5VALW TO +5VS (5A)



+3VALW TO +3VS (3.3A)




+1.5V TO +1.5VS (1.5A)




<http://laptopblue.vn/>

+1.1VALW TO +1.1VS (1.1A)







VGA Power

+1.5V to +1.5VSG (1.5A)




+3VS to +3VSG (3.3A)




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/04				Title			
Deciphered Date				2010/08/04				DC Interface			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B				Document Number			
				QBL60 LA-7552P				Rev 0.03			
				Date: Tuesday, February 22, 2011				Sheet 38 of 49			

PH1 under CPU botten side :
CPU thermal protection at 92 +/-3 degree C
Recovery at 80 +/-3 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				NCL61 LA-6321P M/B	
				Date	Rev
				Tuesday, February 22, 2011	0.1
				Sheet	44



CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V

Compal Electronics, Inc.			
Title			
CHARGER			
Size	Document Number		Rev
	NCL61 LA-6321P M/B		0.1
Date:	Tue/Fri, February 22, 2011	Sheet	41 of 44




Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	LAXXXX
				Date:	Tuesday, February 22, 2011
				Sheet	42 of 44

Compal Electronics, Inc.

3.3VALWP/5VALWP


Rev
0.1







$$\langle V_o = 1.8V \rangle \quad V_{FB} = 0.6V$$

$$V_o = V_{FB} * (1 + PR401/PR402) = 0.6 * (1 + 20K/10K) = 1.8V$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/23	Deciphered Date	2010/01/23	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8VSGP	
Size	Document Number	NCL61 LA-6321P M/B			Rev
					0.1
Date:	Tuesday, February 22, 2011	Sheet	43	of	44




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LAXXXX	
				Date:	Tuesday, February 22, 2011
				Sheet	44 of 44
				Rev	0.1




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR 0.75VSP/1.0VSP/2.5VSP
Size	Document Number	LAXXXX		Rev 0.1
Date	Tuesday, February 22, 2011	Sheet	46	of 44

<http://laptopblue.vn/>



Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2009/01/23	Deciphered Date	2010/01/23	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					+1.2VSP			
					Size	Document Number	NCL61 LA-6321P M/B	Rev 0.1
					Date:	Tuesday, February 22, 2011	Sheet	47



http://laptopblue.vn/

Version change list (P.I.R. List)		Power section		Page 1 of 1	
Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					

Security Classification

Compel Secret Data

Issued Date

2008/09/15

Deciphered Date

2010/12/31

Title

Compal Electronics, Inc.
Changed-List History

Size

Document Number

LA-4902P

Scale

Version

February 25, 2011

Sheet

58

of

49

This SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT INSOURCE R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev

1.0

Security Classification		Compul Secret Data		Title	
Issued Date		Deciphered Date		2010/12/31	
THIS SHEET OF INVENTING DRAWINGS IS THE PROPERTY OF COMPANY CAMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR THE CONTENTS DISCLOSED TO ANY OTHER PERSON WITHOUT THE WRITTEN AUTHORIZATION OF COMPANY CAMPAL ELECTRONICS, INC. ANY INFORMATION CONTAINED HEREIN IS UNCLASSIFIED BY DATE 08/05/2010 BY 60322 UCBAW/STW.				Campal Electronics, Inc. Changed-List History LA-0902P Date: Yearday, February 25, 2011 [Sheet 50 of 43]	