

GM3(B) Pacino Intel Discrete & UMA Block Diagram

VER : 3A










Table of Contents


PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Merom
5-10	Crestline
11-14	ICH8M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-24	VGA
25	HDMI
26	LCD connector
27	CRT
28	Card reader PCI interface
29	Card reader & 1394
30	Express card & card reader conn.
31	SIO
32	Flash/RTC
33	WWAN/WPAN
34	WLAN
35	USB port
36	SATA HDD & ODD
37	TP/KB/MB/CIR
38	switch/LED
39	FAN/Thermal
40-41	Audio/CONN.
42-43	Docking Conn/Q-Switch
44	System Reset Circuit
45-46	Screw hole & Charger
47	Blank page
48	1.05VCCP & 1.5VRUN
49	1.8VSUS & 0.9VTT
50	VGA power circuit
51	CPU_ISL6266 (2phase)
52	D/D ISL6237 3.3V/5V
53	RUN Power Switch
54	DCIN,Batt
55	EMI CAP
56	SMBUS BLOCK
57	Power statu & Block diagram


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,48,49,50,51,52,55	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0~S5
+3.3V_ALW	+3.3V	3,13,26,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0~S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54	LCD/CHARGE POWER	ALWON	S0~S5
+15V_ALW	+15V	26,36,37,52,53	LARGE POWER	+5V_ALW	S0~S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,50,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,20,30,37,38,43,48,49,50,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,50,53,55	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,20,25,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	6,8,9,11,12,13,14,15,17,19,20,22,25,26,27,28,30,33,34,36,38,39,40,41,42,53,55	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	19,20,21,22,23,24,25,38,53	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,,53,55	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.25V_RUN	+1.25V	6,9,14,49,53	CALISTOGA/ICH8 POWER	1.25V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,37,48,55	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.5V	4,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V	36	HDD Power	HDDC_EN#	
+5V_ALW2	+5V	37,38,52,53	LED power source	LDO output	

GND PLANE	PAGE	DESCRIPTION
⏏ 8731AGND	46	
⏏ AGND_0.9V	49	
⏏ AGND_DC/DC	52	
⏏ AGND_DC2	48	
⏏ AGND_DDR	49	
⏏ AGND_ISL6260	51	
⏏ GND	ALL	





















CFG5	DMI X2 Select	Low=DMIx2 High=DMIx4(Default)
CFG9	PCI Express Graphic Lane	Low=Reverse Lane High=Normal operation
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default)
CFG19	DMI Lane Reversal	Low=Normal(default) High=Lane Reversed
CFG20	SDVO/PCIe Concurrent Operation	Low=Only SDVO or PCIeI is operational (default) High=SDVO and PCIeI are operating simultaneously via PEG port
SDVO_CTRL_DATA	SDVO Present	Low=No SDVO Device Present (default) High=SDVO Device Present









POWER

AXF

SM CK

HV

DMI

PBG

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL

VTFL


VTFL




VTFL

VTFL




File:	Crestline (POWER)	Rev	2B
Size:	Document Number		
	GM3		
Date:	Monday, March 24, 2008	Sheet	8 of 62







ICH8M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)		
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)	








ICH8M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)		
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)	



Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R603, R600, R607 & R612 should equal distance to the T split trace point as R604, R599, R606 & R608 respectively. Basically, keep the same distance from T for all series termination resistors.





Distance between the ICH8 M and cap on the "P" signal should be identical distance between the ICH8 M and cap on the "N" signal for same pair.



XOR Chain Entrance Strap		
ICH_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1



Place TX DC blocking caps close ICH8.



PCI-Express

Direct Media Interface

SATA

USB

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA


SATA

SATA

SATA

SATA

		GNT0#	SPI_CS1#
LPC	11	No stuff	No stuff
PCI	10	No stuff	No stuff
SPI	01	Stuff	No stuff



SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA

SATA


SATA

SATA


SATA

SATA

WWAN Noise - ICH improvements


















Non-iAMT





Short F2 and F3 at the package and keep length to less than 500mils. Trace Impedance should be 60ohms +/- 15%.

R763 22.6F






Place these close to ICH8.




DIS:ALW
UMA:SUS



SMbus address D2


These are for backdrive issue.



No Reboot strap.


SPKR Low = Default.
High = No Reboot.





MASTER

SLAVE








QUANTA COMPUTER

Title: DDR2_SO-DIMM (200P) X 2



Size: Document Number GM3 Rev 28

Date: Monday, March 24, 2008 Sheet 15 of 62









CLK_LPC_DEBUG FOR DEBUG
NEED POP RESISTOR




Silego need pull up
but other?




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

27M_SEL	PIN20	PIN21	PIN24	PIN25
27M_SEL (PIN13)				
0=UMA	DOT96T	DOT96C	96/ 100M_T	96/ 100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout




MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG3 GPIO9	CFG2 GPIO13	CFG1 GPIO12	CFG0 GPIO11
128MB	X	0	0	0
256MB	X	0	0	1
64MB	X	0	1	0
512MB	X	1	0	0

Memory Straps	RAM TYPE_CFG3	RAM TYPE_CFG2	RAM TYPE_CFG1	RAM TYPE_CFG0
400 MHz 256MB(16M*16) Hynix	1	1	1	1
400 MHz 256MB(16M*16) Qimonda	1	1	1	0
500 MHz 256MB(16M*16) Hynix	1	1	0	1
500 MHz 256MB(16M*16) Qimonda	1	1	0	0
500 MHz 256MB(16M*16) Samsung	1	0	1	1




VRAM SIZE

VRAM TYPE




GPIO 23, CLKREQB
DRIVES LOW
DURING RESET



50 GFX_CORE_CNTRL




22 THERMAL_INT#





17 CLK_VGA_27M_SS



17 CLK_VGA_27M_NSS



22 OSC_OUT





HDMI CONN

ATI_VGA_RED 27
ATI_VGA_GRN 27
ATI_VGA_BLU 27
ATI_VGAHSYNC 27
ATI_VGASVSYNC 27

LVDS


HDMI

CRT




Dis only
Layout Note:
Place 150 ohm
termination resistors
close to ATI CHIP.


ATI_LCD_DDCDAT 26
ATI_LCD_DDCCLK 26
ATI_LCD_DDCVDD 26
ATI_LCD_DDCGND 26




LVDS







PLL_CLK






DAC (CRT)





MEM IO CLK




PLACE ALL DECOUPLING AS CLOSE TO ASIC AS POSSIBLE




PLACE MVREF DIVIDERS
AND CAPS CLOSE TO ASIC



THERMAL MONITOR




MEMORY INTERFACE A



NC for 16M x16 DDR2


NC for 16M x16 DDR2

PLACE MVREF DIVIDERS
AND CAPS CLOSE TO ASIC




Part 4 of 7

MEMORY INTERFACE B




NC for 16M x16 DDR2


NC for 16M x16 DDR2













Hynix: AKD5JG-TW09
Samsung: AKD5JG-T507





MD83	Hynix: AKD5JG-TW09
MD87	
MD84	Samsung: AKD5JG-T507
MD80	

















AS CLOSE AS POSSIBLE TO
1394 CONNECTOR.




AS CLOSE AS POSSIBLE TO
1394 CONNECTOR.


+1.5V_CARD Max. 650mA, Average 500mA.
+3V_CARD Max. 1300mA, Average 1000mA.



Please the cap near connector.





13,33,34 ICH_SMBCLK
13,33,34 ICH_SMBDATA
+1.5V_CARD
13,33,34,42 PCIE_WAKE#
+3.3V_CARDAUX
+3.3V_CARD




JAE PX10FS16PH-26P


PCI-Express TX and RX direct to connector.




Please the cap near pin 12 & 14 (1.5VIN).




Please the cap near pin 2 & 4 (3.3VIN).




Please the cap near pin 17 (AUXIN).




Please the cap near pin 15 (AUXOUT).







Please the cap near pin 3 & 5 (3.3VOUT).





Please the cap near pin 11 & 13 (1.5VOUT).




8 IN1 CARD READER




ITE8512E LQFP-128L




16Mbit (2M Byte), SPI





RTC BATTERY





FOR DEBUG CARD






FOR DEBUG CARD




MiniCard WLAN connector





Support for WoW






Place ESD diodes as close as USB connector.




Each channel is 1A

Place one 150uF cap by each USB connector.




left side single USB port



Each channel is 1A





Place one 150uF cap by each USB connector.

Place ESD diodes as close as USB connector.






SATA Connector.



Second HDD










Master




ODD Connector




File: SATA (HDD&CD_ROM)		
Size	Document Number	Rev
	GMS	2B
Date	Monday, March 24, 2008	Sheet 38 of 62




HDD activity LED.




WLAN




Sniffer Switch




Sniffer Switch ON/OFF




Power Switch




Power & Suspend.




Battery status.







Sniffer LED








Biometric




Title			SWITCH, KEYBOARD & LED
Size	Document Number	Rev	
	GM3	2B	
Date:	Monday, March 24, 2008	Sheet	38 of 62





GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB





$$C = 1/2 * \pi * 400 * \text{amp input } R$$




FB_60ohm+-25%_100MHz
_3A_0.05ohm DC




R71,R69 close to U1, Let DVDD width be 10-mils





EMI Request




TPA6040A4 QFN 32PIN



AZALIA (HD) CODEC




Close to U31





INTERNAL SPEAKER AMP




TPA6040A4 QFN 32PIN





AZALIA (HD) CODEC




Close to U31





Close to U31





TPA6040A4 QFN 32PIN





AZALIA (HD) CODEC




Close to U31





Close to U31





TPA6040A4 QFN 32PIN





AZALIA (HD) CODEC




Close to U31





Close to U31





TPA6040A4 QFN 32PIN




AZALIA (HD) CODEC



Close to U31



Close to U31




QUANTA COMPUTER





Title: Azelia CODEC		
Size: Gm3	Document Number: 40	Rev: 2B
Date: Monday, March 24, 2008	Sheet: 40	of 62

Headphone Jack
Stereo MIC Jack

Array Microphone & Camera




JACK 2 (MIC)
JACK 1 (HP2)
JACK 3 (HP)











QUANTA
COMPUTER


Title			AUDIO CONN
Size	Document Number	Rev	
	GM3	2B	
Date:	Monday, March 24, 2008	Sheet	41 of 62



TRANSFORM










TABLE 1

ADAPTER (W)	TRIP CURRENT (A)	PR152	PR157	PR153	PR154
65	3.17	57.6K	13K	105	N/A
90	4.43	51.1K	17.8K	348	33.2K
130	6.43	32.4K	20.5K	100	27.4K
150	7.43	30.9K	24.9K	432	88.7K
200	9.75	19.1K	28K	301	36.5K
230	11.28 (see note3)	32.4K	6.49K	115	N/A

Note 1: PR96 is populated if ADAPT_TRIP_SEL is used to program for the next lower adaptor.

ADAPT_TRIP_SET is floating for the higher adaptor, grounded for the lower adaptor.

Note 2: 24.9K at PR96 allows the 65W adaptor setting to switch down to 45W.


Note 3: PR35 must be 5mOhms instead of 10mOhms for the 230W adaptor.




Charger (ISL88731)


www.kythuatvitinh.com


**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

 QUANTA COMPUTER		
Title		
Size	Document Number	Rev
	GM3	2B
Date:	Monday, March 24, 2008	Sheet 47 of 62





+1.8V_SUS(UMA)
TDC : 10.25A
OCP : 14.9A
Iout_ripple current : 4.868A











ILIM	$I_{ovp} = (2 * (R_b / (R_a + R_b)) * 0.1 * (1 / R_{DS(on)}) + (I_{\Delta} / 2)$
SKIP#	AVDD = Low-noise, forced-PWM mode. GND = Pulse-skipping operation.
OVP/UVF	The overvoltage limit is 116% of Vout. The undervoltage limit is 70% of Vout.










Reserve discharge path





Reserve discharge path





Stitching caps



Page 26
SATA (HDD&CD_ROM)

Page 27
PCCARD /CONN

Page 31
SIO(MEC5025)

Page 38
Azelia CODEC

Page 40
LAN(BCM5755M)

Page 48
1.5VRUN,1.05V(VTT)

Page 49
1.25V,1.8V,0.9V

Place C860,C216,C1426 close to PQ33.
Place C862,C222,C1427 close to PQ73.


Place C867,C254,C1428 close to PQ91.
Place C863,C253,C1429 close to PQ92.

Page 51
CPU_MAX8786(3phase)

Page 52
D/D Power

ICH8-M

SIO
ITE8512



POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH					
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH					
S4 (Suspend to DISK) / M1	LOW	HIGH	HIGH					
S5 (SOFT OFF) / M1	LOW	HIGH	LOW					
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH					
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH					
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW					

PM TABLE

State \ power plane	+3.3V_ALW +3.3V_RTC_LDO +3.3V_WLAN +5V_ALW +15V_ALW	+1.8V_SUS +1.8V_LOM +3.3V_LAN +3.3V_SUS +5V_SUS	+0.9V_DDR_VTT +1.05V_VCCP +1.25V_RUN +1.5V_CARD +1.5V_RUN +3.3V_CARD +3.3V_CARDAUX +3.3V_R5C832 +3.3V_RUN	+3.3V_RUN_CARD +2.5V_RUN +5V_MOD +5V_RUN +5V_SPK_AMP +CPU_PWR_SRC +VCC_CORE +VDDA	+DC_IN +DC_IN_SS +PWR_SRC +RTC_CELL
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	OFF	ON
S5 S4/AC	ON	OFF	OFF	OFF	ON
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	ON

PCI TABLE


PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
BCM4401B	AD16	REQ#0 / GNT#0	PIRQB
R5C833	AD17	REQ#1 / GNT#1	PIRQC: Card reader PIEQD: 1394


	USB PORT#	DESTINATION
ICH8-M	0	Right Top
	1	Right Bottom
	2	Side TOP
	3	Side Bottom
	4	Ext. USB TOP
	5	Digital Camera
	6	Express Card
	7	WPAN/Bluetooth
	8	Ext. USB Bottom
ECE 5011	9	WWAN
	1	None
	2	None
	3	None
	4	None

PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	MINI CARD-3 WPAN
Lane 4	Express Card
Lane 5	None
Lane 6	None

GM3 Power Design Block Diagram


2007/09/06





**QUANTA
COMPUTER**

Model	Item	Page	Date	Rev.	Description
Pacino of Intel	1	12.13.17.21.09	9/27	2A	modify SST design issue! 1. delete unnecessary 0 ohm resistor 2. add correct current program for D10/UMA(R511a142) 3. Change CLK_PWDN pull high 4. PWDN_SLEEP pull down to avoid floating. 5. NC R451 to set Boot BIOS Strap for LPC Interface
	2	52.50	10/2	2A	For second source concern, change below item. 1. Change R59 from R4814 to 10K155 2. Change R59 from C0510-40P to S041045-7-F 3. Change PQ1 from R55138-7-F to R55138_BL
	3	8	10/3	2A	use 0R05 0 ohm to instead of jump1/RW, 1.6A per resistor)
	4	19	10/3	2A	pull high the GPIO 0 & GPIO 1 to enable PCIE P012_TX OUTPUT DRING and PCIE TRANSMITTER DE-EMPHASIS function to solve no display problem.
	5	41	10/15	2A	The camera pin assignment changed ! 2 pin camera power pin and they are 3.3 V ..
	6	40	10/16	2A	change resistor setting for STAP20073C chip
	7	46.52	10/15	2A	Due to SI481020V-T1-E3 will be EOL, change PQ29 and PQ22 from SI4810 to SI4812.
	8	19	10/16	2A	Due to VDD04 and VDD05(option reference source voltage) use 1.8V_R0M, FAE suggest OFFDATA use 1.8V pull high
	9	33	10/17	2A	remove external SIM card CSN that on MB side
	10	13	10/17	2A	It is multi function pin(SMBALETP4/DFD011). Before bios programming, the STM function is SMBALETP4 if it is pull high to 3.3V_R0M, the SCS will be alert by this pin. It cause the ST can't normally sleep when system could boot first time. so change to SUS power
	11	38	10/18	2A	Sniffer behavior is reverse, so modify design at PT stage
	12	42	10/18	2A	change to S784 design
	13	40	10/22	2A	change TP4540A4 symbol design to meet SPEC definition
	14	19	10/22	2A	FAE suggest: Ground P10/G10/R10 and implement P10ST to GND even if GAC2 is unused.
	15	43	10/23	2A	for factory requirement---increase pad length for SMT yield rate
	16	41	10/24	2A	for DELL SPEC---change camera com pin definition
	17	31.37	10/25	2A	modify LED Key board illumination schematic and remove EC pin 68
reserve	18	44	10/28	2A	HWFG monitor change: change 3V/5V_ALM_PWDN to GPF_PCIE/COSE_PWDN
reserve	19	12.13.14.31	10/29	2A	create +3.3V_S5 and +5V_S5 power at ICH part to fix ITE chip SUS resume problem, and move L10_S0W to pin148 and pin 120 for S1_S0W using
	20	35	10/30	2A	add PWDN1492 to control USB signal can be passed above SUS, and USB_S10R_R09 can control whether USB can supply power for external device at RS mode
reserve	21	53	10/30	2A	For EE request , add two power rail '+3.3V_S5' and '+5V_S5' for smoth-bridge battery mode.
	22	48	10/30	2A	1.8V_R0M_PWDN pull-high to SUS_ON for solve glitch issue.
	23	36.54	10/30	2A	add 1000p cap and close to connector for EMI
	24	35	10/30	2A	change S20 connector pin definition for LED panel: 1. change pin 8 from GND to +5V_ALM 2. change pin 16 from GND to S20_VCC
	25	31	11/1	2A	change GPIO design 1. delete pin 83 SNIPPER_YELLOW 2. move H_V_ADM_ON to pin 83 3. swap pin 108 WIRELESS_ON/OFF and pin 35 SNIPPER_PWR_SW
	26	38	11/1	2A	change GPIO design 1. swap WIRELESS_ON/OFF and SNIPPER_PWR_SW 2. remove SWOFFpin108P_YELLOW
	27	31	11/5	2A	change GPIO design for fix thermal no function issue 1. NC ADAPT_OC and ADAPT_TRIP_SEL 2. add RV_ADM_ON function at pin 76
	28	3	11/5	2A	Modify H_THERMTRIP4 Voltage Level shift circuit.
	29	41	11/6	2A	add one GND pin for Audio precision 48 value
reserve	30	37	11/8	2A	add circuit to control C18 power
	31	49	11/12	2A	Add PR181 for reserve +5V_ALM2.
	32	43	11/12	2A	for EMI requirement, add 7p cap close to LAN switch
	33	37	11/13	2A	for DELL requirement, add fuse between +5V_R0M and HVB_LED
	34	31	11/13	2A	use pin 14(W02F) to monitor THERM_STP4 function
	35	25	11/13	2A	for Silicon image FAE suggestion! 1. EMI may come from the impedance mis-match, that'll get distorted waveform . Try to replace the common choke with (i.e 22 ohm) resistor 2. Try to replace the source termination resistor (i.e 300 ohm -> 150 ohm) to get cleaner eye . 3. change AVCC33V to 3.3V_R0M
	36	25	11/13	2A	per FAE suggestion-change C33 and C34 to 2.2u for better Audio precision
	37	50	11/13	2A	Change PR11 to 100kOhm for set correct O.C.P.
	38	50	11/13	2A	For EE request, set VGA voltage to 0.95V/1.1V. Change PR16 to 69.8K and PR18 to 118K.
	39	4	11/13	2A	Base on acoustic team test ,add two EC-cap for noise issue, Stuff C733 and C766.
	40	52	11/13	2A	Base on test result, change PR14 to 284K for set OCP.
	41	48	11/13	2A	Change PR161 to 11K for set correct OCP.
	42	48	11/13	2A	For 1.05V jitter issue, change below item. DMA1 Change output CAP from 3500/2.0V/RSR10 to 3300/4V/RSR25 Discrete: 1. Change output CAP from 3500/2.0V/RSR10 to 3300/4V/RSR25 2. Add P062 1500pf
	43	48	11/13	2A	Change 1.05V DMA P033 from PDS6676A2 to PDS66722 for improve efficiency.
	44	49	11/13	2A	Base on EA report test , stuff PR171 and PC180 for reduce high wide VDS ring.
	45	48	11/13	2A	Due to software support UL function via "IIMP", no stuff UL circuit.
	46	13	11/14	2A	add 4.7k on PCIE_MCARD1_DAT0 to solve WLAN card detect issue
	47	19	11/15	2A	change GPIO pin from 3.3V_R0M to 3.3V_delay to solve leakage problem between 3.3V_R0M and 3.3V_delay[ms] when boot.



Model	Item	Page	Date	Rev.	Description
Pacino of Intel	1	32	11/26	2B	Change RTC connector because ME modifyr.
	2	31	11/26	2B	Exchange 'SNIFFER_PWR_SW#' AND 'WIRELESS_ON/OFF#. per EC limitation.
	3	31	11/26	2B	Change NUM_LED# from SIO pin98 to pin 88 and used Pin 98 for BID only per EC limitation.
	4	54	11/26	2B	Change PSID relation parts to +5V_ALW2 for power saving in S5.
	5	38	11/26	2B	Change Sniffer Switch power rail from RUN plane to ALW plane.
	6	43	11/26	2B	Added LINK1000# for BCM cann't support GLAN LED driven by LINKLED#/SPD100LED#.
	7	45	11/27	2B	Modify Screw hole base on ME update.
	8	17	11/29	2B	Link to MCH DPLL clock is wrong. Change to correct link.
	9	31	11/30	2B	Fine tune GPIO define for EC.
	10	37	12/04	2B	Change MMB LED power source from 5V_ALW2 plane to 5V_ALW for power saving and avoid LED flash when AC in.
	11	22	12/04	2B	Check AMD +3.3V_DELAY power plane connection component for AMD new update REF133-7 file.
	12	40	12/19	2B	Change Audio AMP thermal PAD leave to NC.
	13	31	12/26	2B	Change SMBus pull hihg resistor form 2.2k to 10k for LED panel flash.
	14	37	12/26	2B	since we will use WLAN and BT LED to show function at factory side. Change power supply of Cap and Num LED from 5V_ALW2, 3.3V_ALW to 5V_RUN and 3.3V_RUN.
	15	19	12/26	2B	Change HDMI detect circuit to solve external panel feed back voltage shortage then caude ATI chip can't switch to HMDI mode problem.
	16	37	12/26	2B	Change the Media board power from 3V_ALW to 5V_ALW2 to solve LED flash issue when AC/Bat plug in.
	17	37	12/26	2B	Change the lid switch IC power source from 3.3V_SUS to 3.3V_ALW to avoid system can enter S4 mode but wake up fail problem
	18	48	1/3	2B	Change PC85 to 680P for meet sequence.
	19	50	1/3	2B	Change PR7 to 4.99K for adjust +1.1V_GFX_PCIE rail.
	20	53	1/3	2B	Change PQ11 from S08 to power package footprint.
	21	48 49 50 52	1/3	2B	Change PR161 ,PR172 ,PR11 ,PR114 to correct resistance for reliability request.
	22	35	1/4	2B	remove USB charge circuit
	23	26	1/7	2B	pull DPST signal to high for setting 100% duty cycle
	24	31	1/7	2B	pin12 should reserve 1u cap for ITE8512JX using
	25	19	1/7	2B	modify HDMI detect circuit to fix the monitor detection problem..
	26	55	1/7	2B	create EMI spring
	27	31	1/11	2B	per TXC report, we should change W1 cap to 18p
	28	41	1/11	2B	per IDT FAE suggestion, serial 22 ohm on DMIC_CLK can help DMIC performance
	29	37	1/11	2B	add 10u cap at JMB1, let 3.3V_ALE get lower drop voltage on MMB side.
	30	6, 19	1/11	2B	EMI demand add 33p cap on RGB signal.
					<div>  <div> <div>QUANTA</div> <div>COMPUTER</div> </div> </div> <div> <div>Title</div> <div>X02 change list</div> </div> <div> <div>Size</div> <div>Document Number</div> <div>GM3</div> </div> <div> <div>Date</div> <div>Monday, March 24, 2008</div> </div> <div> <div>Sheet</div> <div>61</div> <div>of</div> <div>62</div> </div> <div> <div>Rev</div> <div>2B</div> </div>

