

FM9 XXXX Intel Discrete GFX

VER : 1A

PWA:

PWB:











Table of Contents





PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Clarksfield/Auburndale
7-12	PCH
13-14	DDRIII SO-DIMM(204P)
15	Clock Generator
16-22	M92-S2-XT
23	BLANK PAGE
24	LCD CONN / HDMI CONN
25	CRT CONN
26	OZ888GSOL3N
27	BLANK PAGE
28	Express/CRard/1394
29	SIO (ITE8512)
30	FLASH / RTC
31	MINI-Card (WWAN)
32	MINI-Card (WLAN/WPAN)
33	Left PUSB/ESATA
34	Right USB
35	SATA (HDD & CD_ROM)
36	TP / KEYBOARD
37	SWITCH / LED
38	FAN / THERMAL
39	Azelia CODEC
40	AUDIO CONN
41	LAN(RTL8111DL/RJ-45)
42	System Reset Circuit
43	Blank Page
44	1.8V_RUN(RT9018/RT9024)
45	Charger (ISL88731)
46	3V/5V (TPS51427A)
47	1.5_DDR/0.75(TPS51116)
48	1.05V_PCH(TPS51218)
49	1.1_VTT(TPS51218)
50	VGA_M92-XT(MAX8792)
51	V_CORE(ISL62882)
52	Run Power Switch
53	DCin & Batt
54	PAD & SCREW
55	EMI CAP
56	SMBUS BLOCK
57	THERMAL MAP
58	Power Block Diagram
59	XDP

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+3.3V_ALW	+3.3V	08,29,30,35,36,37,42,44,45,46,47,52,53	8051 POWER	ALWON	S0~S5
+5V_ALW2	+5V	37,46,53	LARGE POWER	RUN_ON	S0~S5
+3.3V_LAN	+3.3V	41	LAN POWER	AUX_ON	
+5V_SUS	+5V	11,33,34,35,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	7,09,10,11,13,14,19,24,26,28,29,37,41,42,44,48,49,50,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.8V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.9V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,59	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,26,44,52	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	CALISTOGA/ICH9 POWER	RUN_ON	
+1.8V_RUN_GFX	+1.25V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN	
+5V_HDD	+5V	36	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,59			
+1.1V_GFX_PCIE	+1.1V	18,50			

GND PLANE	PAGE	DESCRIPTION
 GND_CHG	46	
 GND_1.05V	47	
 GND_VGA	50	
 GND_SIGNAL	51	
 AGND_DC/DC	52	
 GND	ALL	

 QUANTA COMPUTER		
Title Index & Power Status		
Size	Document Number FM9	Rev 1A
Date: Thursday, February 26, 2009		
Sheet 2 of 64		

SC(V1.0),P11: Should be shorted at the pins and then routed to one end of the 49.9-Q $\pm 1\%$ resistor, pulled-down to GND on the board.



U3031C

Clarksfield/Auburndale

DDR SYSTEM MEMORY A

Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.


U3031D


Clarksfield/Auburndale

DDR SYSTEM MEMORY - B


Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.







The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.







PCIE LANE is Lane Numbers Reversed

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed




Title AUBURND 4/4		
Size FM9	Document Number FM9	Rev 1A
Date: Thursday, February 26, 2009		Sheet 6 of 64

IBEX PEAK-M (LVDS, DDI)





DG(V1.0)P189:
If the CRT interface is not implemented,
all signals associated with the interface can
be left as No Connects. The pins
CRT_IRTN Connect this signals to GND
and DAC_IREF Connect to GND
via a 1.0 k $\pm 0.5\%$ pull-down resistor


IBEX PEAK-M (HDA,JTAG,SATA)



Place TX DC blocking caps close PCH.








IbexPeak-M_R1P0

VSS265	H49
VSS260	H5
VSS261	J24
VSS262	K21
VSS263	K43
VSS264	K47
VSS265	K7
VSS266	L18
VSS267	L18
VSS268	L2
VSS269	L22
VSS270	L32
VSS271	L36
VSS272	L40
VSS273	L52
VSS274	M12
VSS275	M16
VSS276	M20
VSS277	N38
VSS278	M34
VSS279	M38
VSS280	M42
VSS281	M46
VSS282	M49
VSS283	M5
VSS284	M8
VSS285	N24
VSS286	P11
VSS287	AD15
VSS288	P22
VSS289	P30
VSS290	P32
VSS291	P34
VSS292	P42
VSS293	P46
VSS294	P47
VSS295	R2
VSS296	R52
VSS297	T12
VSS298	T41
VSS299	T46
VSS300	T49
VSS301	T8
VSS302	U30
VSS303	U31
VSS304	U32
VSS305	U33
VSS306	U34
VSS307	P38
VSS308	V11
VSS309	V19
VSS310	V20
VSS311	V20
VSS312	V22
VSS313	V30
VSS314	V32
VSS315	V34
VSS316	V35
VSS317	V38
VSS318	V43
VSS319	V45
VSS320	V47
VSS321	V46
VSS322	V45
VSS323	V49
VSS324	V5
VSS325	V7
VSS326	V8
VSS327	W2
VSS328	W52
VSS329	Y11
VSS330	Y12
VSS331	Y15
VSS332	Y19
VSS333	Y23
VSS334	Y28
VSS335	Y30
VSS336	Y31
VSS337	Y32
VSS338	Y38
VSS339	Y43
VSS340	Y46
VSS341	Y49
VSS342	Y5
VSS343	Y6
VSS344	Y8
VSS345	Z43
VSS346	Z51
VSS347	AD8
VSS348	AT7
VSS349	T47
VSS350	AT12
VSS351	AM6
VSS352	AM5
VSS353	AT13
VSS354	AM5
VSS355	AK39
VSS356	AK65
VSS357	AV14





Intel is requesting that customers implement all methods (M1 and M2 and M3 described below) to generate and control Reference voltage for Data/Strobe inputs (VREFDQ) on Clarksfield based platforms. for fine tuning of the VREFDQ levels to optimize the voltage and timing margins.

M1: Fixed voltage resistor divider or DDR Voltage Regulator drives the Vref



M2: A set of Digital potentiometers and op amps are added on the motherboard (one pair for each channel). This circuit is controlled by SMBUS (SMB_CLK & SMB_DATA) on PCH.

M3: Intel investigating future processor VREFDQ generation to replace M1 and M2. This would require routing processor signal balls J17 and H17 to SO-DIMM connectors directly.





Add capacitor pads for improving WWAN.




SLG, IDT: +1.05V
Realtek: +3.3V

HP: 10u x2pcs

Place each 0.1uF cap as close as possible to each VDD IO pin. Place the 10uF caps on the VDD_IO plane.

+VDDIO_CLK:
SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.
Realtek date sheet (V1.2) P11: Min 1.05V, Max 3.3V.
IDT date sheet (V0.7) P10: Min 0.9975V, Max 3.465V.

7



PIN 30	CPU_0	CPU_1
0 (default)	133MHz	133MHz
1 (0.7V-1.5V)	100MHz	100MHz

CPU_SEL:
SLG date sheet (V0.2) P15:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet (V1.2) P11:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
IDT date sheet (V0.7) P10:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.

3 PCIE_MTX_GRX_P[0..15]
3 PCIE_MTX_GRX_N[0..15]

PCIE_MTX_GRX_P0 AF30
PCIE_MTX_GRX_N0 AE31

PCIE_MTX_GRX_P1 AE29
PCIE_MTX_GRX_N1 AD28

PCIE_MTX_GRX_P2 AD30
PCIE_MTX_GRX_N2 AC31

PCIE_MTX_GRX_P3 AC29
PCIE_MTX_GRX_N3 AB28

PCIE_MTX_GRX_P4 AB30
PCIE_MTX_GRX_N4 AA31

PCIE_MTX_GRX_P5 AA29
PCIE_MTX_GRX_N5 Y28

PCIE_MTX_GRX_P6 Y30
PCIE_MTX_GRX_N6 W31

PCIE_MTX_GRX_P7 W28
PCIE_MTX_GRX_N7 V28

PCIE_MTX_GRX_P8 V30
PCIE_MTX_GRX_N8 U31

PCIE_MTX_GRX_P9 U29
PCIE_MTX_GRX_N9 T28

PCIE_MTX_GRX_P10 T30
PCIE_MTX_GRX_N10 R31

PCIE_MTX_GRX_P11 R29
PCIE_MTX_GRX_N11 P28

PCIE_MTX_GRX_P12 P30
PCIE_MTX_GRX_N12 N31

PCIE_MTX_GRX_P13 N29
PCIE_MTX_GRX_N13 M28

PCIE_MTX_GRX_P14 M30
PCIE_MTX_GRX_N14 L31

PCIE_MTX_GRX_P15 L29
PCIE_MTX_GRX_N15 K30

U32A

PART 1 OF 10

PCI-EXPRESS INTERFACE

PCIE_TX0P AH30
PCIE_TX0N AG31

PCIE_TX1P AG29
PCIE_TX1N AF28

PCIE_TX2P AF27
PCIE_TX2N AF26

PCIE_TX3P AD27
PCIE_TX3N AD26

PCIE_TX4P AC25
PCIE_TX4N AB25

PCIE_TX5P Y23
PCIE_TX5N Y24

PCIE_TX6P AB27
PCIE_TX6N AB26

PCIE_TX7P Y27
PCIE_TX7N Y26

PCIE_TX8P W24
PCIE_TX8N W23

PCIE_TX9P V27
PCIE_TX9N U26

PCIE_TX10P U24
PCIE_TX10N U23

PCIE_TX11P T26
PCIE_TX11N T27

PCIE_TX12P T24
PCIE_TX12N T23

PCIE_TX13P P27
PCIE_TX13N P26

PCIE_TX14P P24
PCIE_TX14N P23

PCIE_TX15P M27
PCIE_TX15N N26

3 PCIE_MRX_GTX_P[0..15]
3 PCIE_MRX_GTX_N[0..15]

PCIE_MRX_GTX_P0 0.1U 2 1 C814 10 PCIE_MRX_GTX_C_P0
PCIE_MRX_GTX_P1 0.1U 2 1 C815 10 PCIE_MRX_GTX_C_P1
PCIE_MRX_GTX_P2 0.1U 2 1 C816 10 PCIE_MRX_GTX_C_P2
PCIE_MRX_GTX_P3 0.1U 2 1 C817 10 PCIE_MRX_GTX_C_P3
PCIE_MRX_GTX_P4 0.1U 2 1 C818 10 PCIE_MRX_GTX_C_P4
PCIE_MRX_GTX_P5 0.1U 2 1 C819 10 PCIE_MRX_GTX_C_P5
PCIE_MRX_GTX_P6 0.1U 2 1 C820 10 PCIE_MRX_GTX_C_P6
PCIE_MRX_GTX_P7 0.1U 2 1 C821 10 PCIE_MRX_GTX_C_P7
PCIE_MRX_GTX_P8 0.1U 2 1 C822 10 PCIE_MRX_GTX_C_P8
PCIE_MRX_GTX_P9 0.1U 2 1 C823 10 PCIE_MRX_GTX_C_P9
PCIE_MRX_GTX_P10 0.1U 2 1 C824 10 PCIE_MRX_GTX_C_P10
PCIE_MRX_GTX_P11 0.1U 2 1 C825 10 PCIE_MRX_GTX_C_P11
PCIE_MRX_GTX_P12 0.1U 2 1 C826 10 PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_P13 0.1U 2 1 C827 10 PCIE_MRX_GTX_C_P13
PCIE_MRX_GTX_P14 0.1U 2 1 C828 10 PCIE_MRX_GTX_C_P14
PCIE_MRX_GTX_P15 0.1U 2 1 C829 10 PCIE_MRX_GTX_C_P15

PCIE_MRX_GTX_N0 0.1U 2 1 C830 10 PCIE_MRX_GTX_C_N0
PCIE_MRX_GTX_N1 0.1U 2 1 C831 10 PCIE_MRX_GTX_C_N1
PCIE_MRX_GTX_N2 0.1U 2 1 C832 10 PCIE_MRX_GTX_C_N2
PCIE_MRX_GTX_N3 0.1U 2 1 C833 10 PCIE_MRX_GTX_C_N3
PCIE_MRX_GTX_N4 0.1U 2 1 C834 10 PCIE_MRX_GTX_C_N4
PCIE_MRX_GTX_N5 0.1U 2 1 C835 10 PCIE_MRX_GTX_C_N5
PCIE_MRX_GTX_N6 0.1U 2 1 C836 10 PCIE_MRX_GTX_C_N6
PCIE_MRX_GTX_N7 0.1U 2 1 C837 10 PCIE_MRX_GTX_C_N7
PCIE_MRX_GTX_N8 0.1U 2 1 C838 10 PCIE_MRX_GTX_C_N8
PCIE_MRX_GTX_N9 0.1U 2 1 C839 10 PCIE_MRX_GTX_C_N9
PCIE_MRX_GTX_N10 0.1U 2 1 C840 10 PCIE_MRX_GTX_C_N10
PCIE_MRX_GTX_N11 0.1U 2 1 C841 10 PCIE_MRX_GTX_C_N11
PCIE_MRX_GTX_N12 0.1U 2 1 C842 10 PCIE_MRX_GTX_C_N12
PCIE_MRX_GTX_N13 0.1U 2 1 C843 10 PCIE_MRX_GTX_C_N13
PCIE_MRX_GTX_N14 0.1U 2 1 C844 10 PCIE_MRX_GTX_C_N14
PCIE_MRX_GTX_N15 0.1U 2 1 C845 10 PCIE_MRX_GTX_C_N15

100 MHz (+/-300 ppm) input frequency, 0-0.7 V single-ended swing.
clock must be provided less than 400ns
after CLKREQ# is asserted

9 CLK_PCIE_VGA AK30
9 CLK_PCIE_VGA# AK32

9,26,28,29,31,32,41 PLTRST# A27

M92-S2M92-XT

M92-S2 XT AJ072800T04 100-CG1675(216-0728004)
M92-S2 AJ072800T03 100-CG1643(216-0728003)


(1.1V)
+PCIE_VDDC

PCIE_CALRN AA22 PCIE_CALRN 2.0K R591
PCIE_CALRP Y22 PCIE_CALRP 1.27K R592



QUANTA COMPUTER

Title VGA-M92-XT (PCIe)		
Size FM9	Document Number	Rev 1A
Date: Thursday, February 26, 2009	Sheet 16	of 64





MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG3 GP109	CFG2 GP1013	CFG1 GP1012	CFG0 GP1011
128MB	0	0	0	0
256MB	0	0	1	1
64MB	0	1	0	0
512MB	1	0	0	0




GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	Firmware setting
GPIO0	GPIO0 - TX_PWRD_EN (Transmitter Power Savings Enable) 0: 50% Tx output swing (Default setting for mobile mode) 1: full Tx output swing (Default setting for Desktop)	0
GPIO1	GPIO1 - TX_DEEMPH_EN (Transmitter De-emphasis Enable) 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	0
GPIO2	GPIO2 - BIF_GEN2_EN (5.0 Gb/s Enable) 0: Default (Driver Controlled Gen2) 1: Strap Controlled Gen2	0
GPIO3	ATI reserved configuration straps.	0
GPIO4	ATI reserved configuration straps.	0
GPIO5	GPIO_5_AC_BATT 0: Battery saving mode = 0.9 V 1: AC (Performance mode) = 3.3 V	0
GPIO6	ATI Internal use only	0





Memory Straps	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Quanta PN (WinBuy)	Vendor PN	31 level PN
800MHz	0	0	1	AKD5LG0T502		K4W1G1646B-HC12	
512MB(64M*16) Samsung	0	0	1	AKD5LG0T502		K4W1G1646B-HC12	
800MHz	0	1	0	AKD5L2GTW00		H5TQ1G63BFR-12C	
512MB(64M*16) Hynix	0	1	0	AKD5L2GTW00		H5TQ1G63BFR-12C	






Memory Straps	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Quanta PN (WinBuy)	Vendor PN	31 level PN
800MHz	0	0	1	AKD5LG0T502		K4W1G1646B-HC12	
512MB(64M*16) Samsung	0	0	1	AKD5LG0T502		K4W1G1646B-HC12	
800MHz	0	1	0	AKD5L2GTW00		H5TQ1G63BFR-12C	
512MB(64M*16) Hynix	0	1	0	AKD5L2GTW00		H5TQ1G63BFR-12C	













TMDP(HDMI) INTERFACE

LVDS INTERFACE



Title		
VGA-M92-XT (PCIe)		
Size	Document Number	Rev
	FM9	1A
Date:	Thursday, February 26, 2009	Sheet 22 of 64

D

D

C


C




B

B


A

A

 QUANTA COMPUTER			
File VGA-M82-S (PCIe)			
Size	Document Number FM9		Rev 1A
Date:	Thursday, February 26, 2009		Sheet 23 of 64





Address : A9H --Contrast
AAH --Backlight





Shunt capacitors on LVDS for improving WWAN.

LCD_B0-	C16	1	2	*3.3P NC	50	LCD_B0+
LCD_B1-	C10	1	2	*3.3P NC	50	LCD_B1+
LCD_B2-	C15	1	2	*3.3P NC	50	LCD_B2+
LCD_A0-	C13	1	2	*3.3P NC	50	LCD_A0+
LCD_A1-	C12	1	2	*3.3P NC	50	LCD_A1+
LCD_A2-	C3	1	2	*3.3P NC	50	LCD_A2+



HDMI



QUANTA COMPUTER


Title: LCD CONN & CK-SSCD

Size: Document Number FM9

Date: Thursday, February 26, 2009


Sheet: 24 of 64

Rev: 1A



MFIO Pin Assignment Table

MFIO	SD8	MS8	XD
00	WP	BS	D7
01	D1	—	D6
02	D0	D1	D5
03	D7	—	D4
04	D6	D5	D3
05	CLK	D0	D2
06	—	—	D1
07	D5	D4	D0
08	CMD	D2	WP#
09	D4	D6	WE#
10	D3	D3	ALE
11	D2	—	CLE
12	—	—	CE#
13	—	D7	RE#
14	—	CLK	R/B





Title 5 IN 1 CONTROLLER

Size	Document Number	Rev
	FM9	1A


Date:	Thursday, February 26, 2009	Sheet	26	of	64
-------	-----------------------------	-------	----	----	----

Express Card/CARD READER





1394 CONNECTOR





AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.



*TPA0P/TPA0N, TPB0P/TPB0N pair trace : As close as possible.
*TPA0P/TPA0N, TPB0P/TPB0N pair trace : Same length electrically.






Place these caps close to ITE8502.



VGA_IDENTIFY

BID0

CHIPSET_ID1	BID1	USB_BACK_EN#	FM9B(UMA)	FM9(Ds)
0	0	0	SSI (X00)	SSI (X00)
0	0	1	PT (X01)	PT (X01)
0	1	0	ST (X02)	ST (X02)
0	1	1	QT (A00)	QT (A00)
1	0	0	(A01)	(A01)
1	0	1		




QUANTA COMPUTER

Ultra I/O Controller ECE5028


Size: Document Number FM9 Rev 1A

Date: Thursday, February 26, 2009 Sheet 29 of 64


For EC 16Mbit (2M Byte), SPI/
32Mbit (4M Byte), SPI




RTC BATTERY



For PCH 16Mbit (2M Byte), SPI/
32Mbit (4M Byte), SPI



iTPM ENABLE/DISABLE



TPM Function	R712
Enable	Mount
Disable	NC (Default)



Ultra I/O Controller ECE5028


Size

Document Number
FM9




Rev
1A

Date: Thursday, February 26, 2009

Sheet 30 of 64




MiniCard WWAN connector






Title: MINI-PCI		
Size: FMS	Document Number: FMS	Rev: 1A
Date: Thursday, February 26, 2009	Sheet: 31	of: 64



MiniCard WLAN connector




Support for WoW



Support Dell BT365 (Little Stone) module Bluetooth BTB Conn




External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently





Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.



Place one 150uF cap by each USB connector.

Each channel is 1A




Need to add control pin to control PUSB charge

Support USBP1 charge function.
JUSB1 need to add USB_CHG_DET# pin wire to EC GPIO to detect USB device.

Side External USBX2


For USB1 USB PWR CHARGE, JUSB1 need add USB_CHG_DET#



Please put those on the same side of MB PCB

USBx2 & ESATA COMBO & PWR CHARGE

USB BUS SW




(5V)-43.2K-(D-)-49.9K-GND (about 2.68V)
(5V)-75.0K-(D+)-49.9K-GND (about 2.00V)

CB	EN#	Function
X	H	Disconnect
L	L	COM_=NC_
H	L	COM_=NO_

E-SATA Re-driver


Please put those on the same side of MB PCB

Note: Boost:5dB, Standard SATA:0dB




EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost







Place one 150uF cap by each USB connector.

Each channel is 1A




Place ESD diodes as close as USB connector.







DG: Place TX cap close to connector



Key board illumination

```
+KB_LED power trace width >10 mil
```



Title	TOUCH PAD, BULE TOOTH & FIR
-------	-----------------------------

Size

Document Number

Rev	
-----	--


Date: Thursday, February 26, 2009

Sheet 36 of 64


Touch Screen Module

Note:




1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
2. Maximum cable resistance on VCC, GND should be 150m ohm.
3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.




Need check the connector footprint and symble.





Battery status.





Power button Cable






3VALW ON POWER LOGIC









GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



Check it is ok at ST.
if it is ok then remove it.





40 BUFFER_VIAS



Layout Note:
Place close
U18 pin 23.

Layout Note:
Close to U18 Pin 34



Layout Note:
Close to U19 Pin 13

FB 60ohm+25% 100MHz
3A 0.05ohm DC

Depop R479, C699
for using 92HD73C

ICH AZ CODEC BITCLK
8 ICH AZ CODEC BITCLK
8 ICH AZ CODEC SDOIN
8 ICH AZ CODEC SDOOUT
8 ICH AZ CODEC SYNC
8 ICH AZ CODEC RST#

ICH AZ CODEC BITCLK R217 100K NC C363 100K NC

Depop R477, R478, R484, R473
Pop R476, R480, R483, R475
for using 92HD73C
R476, R483 close to U19, Let DVDD width be 10-mils

3.3V_RUN

Q29 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F

Q64 2N7002W-7-F

Q58 2N7002W-7-F

Q59 2N7002W-7-F

Q60 2N7002W-7-F


Q64 2N7002W-7-F


Q58 2N7002W-7-F





Q59 2N7


Headphone Jack Stereo MIC Jack


A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
AA
AB
AC
AD
AE
AF
AG
AH
AI
AJ
AK
AL
AM
AN
AO
AP
AQ
AR
AS
AT
AU
AV
AW
AX
AY
AZ
BA
BB
BC
BD
BE
BF
BG
BH
BI
BJ
BK
BL
BM
BN
BO
BP
BQ
BR
BS
BT
BU
BV
BW
BX
BY
BZ
CA
CB
CC
CD
CE
CF
CG
CH
CI
CJ
CK
CL
CM
CN
CO
CP
CQ
CR
CS
CT
CU
CV
CW
CX
CY
CZ
DA
DB
DC
DD
DE
DF
DG
DH
DI
DJ
DK
DL
DM
DN
DO
DP
DQ
DR
DS
DT
DU
DV
DW
DX
DY
DZ
EA
EB
EC
ED
EE
EF
EG
EH
EI
EJ
EK
EL
EM
EN
EO
EP
EQ
ER
ES
ET
EU
EV
EW
EX
EY
EZ
FA
FB
FC
FD
FE
FF
FG
FH
FI
FJ
FK
FL
FM
FN
FO
FP
FQ
FR
FS
FT
FU
FV
FW
FX
FY
FZ
GA
GB
GC
GD
GE
GF
GG
GH
GI
GJ
GK
GL
GM
GN
GO
GP
GQ
GR
GS
GT
GU
GV
GW
GX
GY
GZ
HA
HB
HC
HD
HE
HF
HG
HH
HI
HJ
HK
HL
HM
HN
HO
HP
HQ
HR
HS
HT
HU
HV
HW
HX
HY
HZ
IA
IB
IC
ID
IE
IF
IG
IH
II
IJ
IK
IL
IM
IN
IO
IP
IQ
IR
IS
IT
IU
IV
IW
IX
IY
IZ
JA
JB
JC
JD
JE
JF
JG
JH
JI
JJ
JK
JL
JM
JN
JO
JP
JQ
JR
JS
JT
JU
JV
JW
JX
JY
JZ
KA
KB
KC
KD
KE
KF
KG
KH
KI
KJ
KK
KL
KM
KN
KO
KP
KQ
KR
KS
KT
KU
KV
KW
KX
KY
KZ
LA
LB
LC
LD
LE
LF
LG
LH
LI
LJ
LK
LL
LM
LN
LO
LP
LQ
LR
LS
LT
LU
LV
LW
LX
LY
LZ
MA
MB
MC
MD
ME
MF
MG
MH
MI
MJ
MK
ML
MN
MO
MP
MQ
MR
MS
MT
MU
MV
MW
MX
MY
MZ
NA
NB
NC
ND
NE
NF
NG
NH
NI
NJ
NK
NL
NM
NO
NP
NQ
NR
NS
NT
NU
NV
NW
NX
NY
NZ
OA
OB
OC
OD
OE
OF
OG
OH
OI
OJ
OK
OL
OM
ON
OO
OP
OQ
OR
OS
OT
OU
OV
OW
OX
OY
OZ
PA
PB
PC
PD
PE
PF
PG
PH
PI
PJ
PK
PL
PM
PN
PO
PP
PQ
PR
PS
PT
PU
PV
PW
PX
PY
PZ
QA
QB
QC
QD
QE
QF
QG
QH
QI
QJ
QK
QL
QM
QN
QO
QP
QQ
QR
QS
QT
QU
QV
QW
QX
QY
QZ
RA
RB
RC
RD
RE
RF
RG
RH
RI
RJ
RK
RL
RM
RN
RO
RP
RQ
RR
RS
RT
RU
RV
RW
RX
RY
RZ
SA
SB
SC
SD
SE
SF
SG
SH
SI
SJ
SK
SL
SM
SN
SO
SP
SQ
SR
SS
ST
SU
SV
SW
SX
SY
SZ
TA
TB
TC
TD
TE
TF
TG
TH
TI
TJ
TK
TL
TM
TN
TO
TP
TQ
TR
TS
TT
TU
TV
TW
TX
TY
TZ
UA
UB
UC
UD
UE
UF
UG
UH
UI
UJ
UK
UL
UM
UN
UO
UP
UQ
UR
US
UT
UU
UV
UW
UX
UY
UZ
VA
VB
VC
VD
VE
VF
VG
VH
VI
VJ
VK
VL
VM
VN
VO
VP
VQ
VR
VS
VT
VU
VV
VW
VX
VY
VZ
WA
WB
WC
WD
WE
WF
WG
WH
WI
WJ
WK
WL
WM
WN
WO
WP
WQ
WR
WS
WT
WU
WV
WW
WX
WY
WZ
XA
XB
XC
XD
XE
XF
XG
XH
XI
XJ
XK
XL
XM
XN
XO
XP
XQ
XR
XS
XT
XU
XV
XW
XX
XY
XZ
YA
YB
YC
YD
YE
YF
YG
YH
YI
YJ
YK
YL
YM
YN
YO
YP
YQ
YR
YS
YT
YU
YV
YW
YX
YZ
ZA
ZB
ZC
ZD
ZE
ZF
ZG
ZH
ZI
ZJ
ZK
ZL
ZM
ZN
ZO
ZP
ZQ
ZR
ZS
ZT
ZU
ZV
ZW
ZX
ZY
ZZ










 QUANTA COMPUTER		
Title Battery Selector		
Size FM9	Document Number	Rev 1A
Date: Thursday, February 26, 2009	Sheet 43 of 64	



+1.8V_RUN_GFX for VGA 1.8V
+1.8V_RUN for CPU and PCH 1.8V







+0.75V_DDR_VTT 2


```
+1.5V_SUS
Control IC: TPS51116REG
H/S MOSFET: FDS6298(Fairchild), Qg=14nC, Rds(on)=12mohm, PD:3W
L/S MOSFET: PDM57672(Fairchild), Qg=19nC, Rds(on)=6.9mohm, PD:2.5W
Inductor: 0.88uH +/-20% 24A MPC1040LR88C(Tokin), DCR=2.3mohm
Output Cap: 2*220U 2.5V(20%,ESR15,7343,H1.9),ripple current 2700mA
```

VDDQ output voltage selection

VDDQSET	VDDQ(V)	VTTREF and VTT	NOTE
GND	2.5V	VDDQSNS/2	DDR
V5IN	1.8V	VDDQSNS/2	DDR2
FB Resistors	Adjusting	VDDQSNS/2	1.5V < VVDDQ < 3V

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)


Title			
DDR3 +1.5V_SUS(TPS51116)			
Size	Document Number		Rev
	FM9		1/
Date:	Thursday, February 26, 2009	Sheet	47 of 64





Frequency setting

pin5 resister	470kΩ	200kΩ	100kΩ	47kΩ
Frequency	300kHz	350kHz	390kHz	450kHz





```
+1.05V_PCH
Control IC: TPS51218DSCR
H/S MOSFET: SI4800BY-T1-E3(Vishay), Qg=13nC, Rds(on)=30mohm, PD:1.3W
L/S MOSFET: SI4812BDY-T1-E3(Vishay), Qg=13nC, Rds(on)=21mohm, PD:1.4W
Inductor: 1.5UH +-30% 10A SIL104R-1R5B(Delta), DCR=8.1mohm
Output Cap: 1*220U 2.5V(20%,ESR15,7343,H1.9),ripple current 2700mA
```









File		CPU core (MAX17036)	Rev	<Rev Code>
Size	Document Number	F09		
Date	Thursday, February 26, 2009	Sheet	51	of 64





Reserve discharge path





Title		RUN / SUS POWER SW	
Size	Document Number	Rev	
	FM9	1A	
Date:	Thursday, February 26, 2009	Sheet	52 of 64





FOR CPU use







For MiniCard nut use.
on 31' header




For GPU nut use.



For PCH nut use.





QUANTA
COMPUTER

Title		
EMI CAP		
Size	Document Number	Rev
FMS		1A
Date:	Thursday, February 26, 2009	Sheet 55 of 64

