


# CADIZ-CP Block Diagram

PROJECT CODE : 91.4JH01.001

PCB P/N : 48.4JH01.01M

REVISION : 09941-1M

SYSTEM DC/DC  
RT8223 37

INPUTS OUTPUTS

DCBATOUT	5V_S5(9A) 3D3V_S5(5A) 5V_AUX_S5 3D3V_AUX_S5
RT8209	39

INPUTS OUTPUTS

DCBATOUT	1D05V_S0(20A)
RT8209	38

INPUTS OUTPUTS

DCBATOUT	1D5V_S3(13.5A)
RT9026	36

INPUTS OUTPUTS

5V_S5	DDR_VREF_S3 1.2A
CHARGER	32

INPUTS OUTPUTS

DCBATOUT	CHG_PWR 18V 6.0A
CPU DC/DC	36

INPUTS OUTPUTS

DCBATOUT	VCC_CORE 27A
VGA/ GFX Core	40

INPUTS OUTPUTS

DCBATOUT	VGA_CORE/ VCC_GFXCORE 11A
Wistron Corporation	11A

Squirrel CP DIS SAMSUNG

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLOCK DIAGRAM

Size

Document Number

CADIZ-CP

Rev

-1M


Date: Saturday, April 24, 2010

Sheet 1 of 57


PCH  
Strapping

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Resistor



Capacitor



Processor Strapping


Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (xPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

Squintle CP DIS SAMSUNG

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reference			
Size A3	Document Number	CADIZ-CP	Rev -1M
Date: Saturday, April 24, 2010		Sheet 2	of 57









www.Laptopblue.vn

1D05V\_S0

36 CPU\_Core\_VID[6..0] <<< CPU Core VID0  
CPU Core VID1  
CPU Core VID2  
CPU Core VID3  
CPU Core VID4  
CPU Core VID5  
CPU Core VID6

36 PSI# >>> PSI# F68

36 PM\_DPRS\_LPVR <<< AN1 VTT\_SELECT1  
F66 PROC\_DPRS\_LPVR

36 IMVP\_IMON >>> A41 ISENSE

36 VCC\_SENSE <<< F64 VCC\_SENSE  
36 VSS\_SENSE <<< F63 VSS\_SENSE

39 VTT\_SENSE <<< N13 VTT\_SENSE  
R12 VSS\_SENSE\_VTT

EVT 20091201

1D8V\_S0

C1253 SC1U6D3V3MX-GP  
C1254 SC1U6D3V2KX-GP

1D5V\_S3

L60 IND-1UH-2-GP

VDDQ\_CK BB14  
BB12 VDDQ\_CK1  
VDDQ\_CK2

C947 SC1U6D3V2KX-GP

AUBURDALE-1-GP-U3-NF

1.8V

POWER

SENSE LINES

1.1V RAIL POWER

CPU VIDS

6 OF 10

AW14  
AW12  
AU60  
AU59  
AU12  
AR60  
AR59  
AR12  
AN60  
AN59  
AN35  
AN33  
AN17  
AN15  
AN14  
AN12  
AM10  
AL60  
AL59  
AL17  
AL15  
AL12  
AK35  
AK33  
AF39  
AF37  
AF35  
AF33  
AF32  
AF30  
AD39  
BF60  
BF59  
BD60  
BD59  
BB60  
BB59  
AY60  
AW60  
AW35  
AW33  
AD37  
AD35  
AD33  
AD32  
AD30  
W35  
W33  
W32  
W30  
W28  
W26  
W24  
W23  
U35  
U33  
U32  
U30  
U28  
U26  
U24  
U23  
R35  
R33  
R32  
R30  
R28  
R26  
R24  
R23  
AY10  
AN9

1D05V\_S0

C1226 SC1U6D3V2KX-GP  
C1227 SC1U6D3V2KX-GP  
C1228 SC1U6D3V2KX-GP  
C1229 SC1U6D3V2KX-GP  
C1230 SC1U6D3V2KX-GP  
C1231 SC1U6D3V2KX-GP  
C1232 SC1U6D3V2KX-GP  
C1233 SC1U10V2KX-5GP  
C1234 SC1U6D3V2KX-GP  
C1235 SC1U10V2KX-5GP

C1236 SC1U6D3V2KX-GP  
C1237 SC1U6D3V2KX-GP  
C1238 SC1U6D3V2KX-GP  
C1240 SC1U6D3V2KX-GP  
C1241 SC1U6D3V2KX-GP  
C1242 SC1U6D3V2KX-GP  
C1243 SC1U10V2KX-5GP  
C1244 SC1U6D3V2KX-GP  
C1245 SC1U6D3V2KX-GP

DVT 20100209

C1246 SC10U6D3V3MX-GP  
C1247 SC10U6D3V3MX-GP  
C1248 SC10U6D3V3MX-GP  
C1249 SC10U6D3V3MX-GP  
C1250 SC10U6D3V3MX-GP  
C1251 SC10U6D3V3MX-GP  
C1252 SC10U6D3V3MX-GP

0R3J-0-U-GP  
0R3J-0-U-GP

R2544  
R2545

1D05V\_S0

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V

Squirrelle CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU SFF 4 of 8(Power/VTT)

Size Custom Document Number CADIZ-CP Rev -1M

Date: Saturday, April 24, 2010 Sheet 7 of 57

www.Laptopblue.vn

1D05V\_S0

36 CPU\_Core\_VID[6..0] <<< CPU Core VID0  
CPU Core VID1  
CPU Core VID2  
CPU Core VID3  
CPU Core VID4  
CPU Core VID5  
CPU Core VID6

36 PSI# >>> PSI# F68

36 PM\_DPRS\_LPVR <<< AN1 VTT\_SELECT1  
F66 PROC\_DPRS\_LPVR

36 IMVP\_IMON >>> A41 ISENSE

36 VCC\_SENSE <<< F64 VCC\_SENSE  
36 VSS\_SENSE <<< F63 VSS\_SENSE

39 VTT\_SENSE <<< N13 VTT\_SENSE  
R12 VSS\_SENSE\_VTT

EVT 20091201

1D8V\_S0

C1253 SC1U6D3V3MX-GP  
C1254 SC1U6D3V2KX-GP

1D5V\_S3

L60 IND-1UH-2-GP

VDDQ\_CK BB14  
BB12 VDDQ\_CK1  
VDDQ\_CK2

C947 SC1U6D3V2KX-GP

AUBURDALE-1-GP-U3-NF

1.8V

POWER

SENSE LINES

1.1V RAIL POWER

CPU VIDS

6 OF 10

AW14  
AW12  
AU60  
AU59  
AU12  
AR60  
AR59  
AR12  
AN60  
AN59  
AN35  
AN33  
AN17  
AN15  
AN14  
AN12  
AM10  
AL60  
AL59  
AL17  
AL15  
AL12  
AK35  
AK33  
AF39  
AF37  
AF35  
AF33  
AF32  
AF30  
AD39  
BF60  
BF59  
BD60  
BD59  
BB60  
BB59  
AY60  
AW60  
AW35  
AW33  
AD37  
AD35  
AD33  
AD32  
AD30  
W35  
W33  
W32  
W30  
W28  
W26  
W24  
W23  
U35  
U33  
U32  
U30  
U28  
U26  
U24  
U23  
R35  
R33  
R32  
R30  
R28  
R26  
R24  
R23  
AY10  
AN9

1D05V\_S0

C1226 SC1U6D3V2KX-GP  
C1227 SC1U6D3V2KX-GP  
C1228 SC1U6D3V2KX-GP  
C1229 SC1U6D3V2KX-GP  
C1230 SC1U6D3V2KX-GP  
C1231 SC1U6D3V2KX-GP  
C1232 SC1U6D3V2KX-GP  
C1233 SC1U10V2KX-5GP  
C1234 SC1U6D3V2KX-GP  
C1235 SC1U10V2KX-5GP

C1236 SC1U6D3V2KX-GP  
C1237 SC1U6D3V2KX-GP  
C1238 SC1U6D3V2KX-GP  
C1240 SC1U6D3V2KX-GP  
C1241 SC1U6D3V2KX-GP  
C1242 SC1U6D3V2KX-GP  
C1243 SC1U10V2KX-5GP  
C1244 SC1U6D3V2KX-GP  
C1245 SC1U6D3V2KX-GP

DVT 20100209

C1246 SC10U6D3V3MX-GP  
C1247 SC10U6D3V3MX-GP  
C1248 SC10U6D3V3MX-GP  
C1249 SC10U6D3V3MX-GP  
C1250 SC10U6D3V3MX-GP  
C1251 SC10U6D3V3MX-GP  
C1252 SC10U6D3V3MX-GP

0R3J-0-U-GP  
0R3J-0-U-GP

R2544  
R2545

1D05V\_S0

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V

Squirrelle CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU SFF 4 of 8(Power/VTT)

Size Custom Document Number CADIZ-CP Rev -1M

Date: Saturday, April 24, 2010 Sheet 7 of 57

www.Laptopblue.vn

1D05V\_S0

36 CPU\_Core\_VID[6..0] <<< CPU Core VID0  
CPU Core VID1  
CPU Core VID2  
CPU Core VID3  
CPU Core VID4  
CPU Core VID5  
CPU Core VID6

36 PSI# >>> PSI# F68

36 PM\_DPRS\_LPVR <<< AN1 VTT\_SELECT1  
F66 PROC\_DPRS\_LPVR

36 IMVP\_IMON >>> A41 ISENSE

36 VCC\_SENSE <<< F64 VCC\_SENSE  
36 VSS\_SENSE <<< F63 VSS\_SENSE

39 VTT\_SENSE <<< N13 VTT\_SENSE  
R12 VSS\_SENSE\_VTT

EVT 20091201

1D8V\_S0

C1253 SC1U6D3V3MX-GP  
C1254 SC1U6D3V2KX-GP

1D5V\_S3

L60 IND-1UH-2-GP

VDDQ\_CK BB14  
BB12 VDDQ\_CK1  
VDDQ\_CK2

C947 SC1U6D3V2KX-GP

AUBURDALE-1-GP-U3-NF

1.8V

POWER

SENSE LINES

1.1V RAIL POWER

CPU VIDS

6 OF 10

AW14  
AW12  
AU60  
AU59  
AU12  
AR60  
AR59  
AR12  
AN60  
AN59  
AN35  
AN33  
AN17  
AN15  
AN14  
AN12  
AM10  
AL60  
AL59  
AL17  
AL15  
AL12  
AK35  
AK33  
AF39  
AF37  
AF35  
AF33  
AF32  
AF30  
AD39  
BF60  
BF59  
BD60  
BD59  
BB60  
BB59  
AY60  
AW60  
AW35  
AW33  
AD37  
AD35  
AD33  
AD32  
AD30  
W35  
W33  
W32  
W30  
W28  
W26  
W24  
W23  
U35  
U33  
U32  
U30  
U28  
U26  
U24  
U23  
R35  
R33  
R32  
R30  
R28  
R26  
R24  
R23  
AY10  
AN9

1D05V\_S0

C1226 SC1U6D3V2KX-GP  
C1227 SC1U6D3V2KX-GP  
C1228 SC1U6D3V2KX-GP  
C1229 SC1U6D3V2KX-GP  
C1230 SC1U6D3V2KX-GP  
C1231 SC1U6D3V2KX-GP  
C1232 SC1U6D3V2KX-GP  
C1233 SC1U10V2KX-5GP  
C1234 SC1U6D3V2KX-GP  
C1235 SC1U10V2KX-5GP

C1236 SC1U6D3V2KX-GP  
C1237 SC1U6D3V2KX-GP  
C1238 SC1U6D3V2KX-GP  
C1240 SC1U6D3V2KX-GP  
C1241 SC1U6D3V2KX-GP  
C1242 SC1U6D3V2KX-GP  
C1243 SC1U10V2KX-5GP  
C1244 SC1U6D3V2KX-GP  
C1245 SC1U6D3V2KX-GP

DVT 20100209

C1246 SC10U6D3V3MX-GP  
C1247 SC10U6D3V3MX-GP  
C1248 SC10U6D3V3MX-GP  
C1249 SC10U6D3V3MX-GP  
C1250 SC10U6D3V3MX-GP  
C1251 SC10U6D3V3MX-GP  
C1252 SC10U6D3V3MX-GP

0R3J-0-U-GP  
0R3J-0-U-GP

R2544  
R2545

1D05V\_S0

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V

Squirrelle CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU SFF 4 of 8(Power/VTT)

Size Custom Document Number CADIZ-CP Rev -1M

Date: Saturday, April 24, 2010 Sheet 7 of 57

**CPU VIDS**

- 36 CPU\_Core\_VID[6..0] <<< CPU Core VID0, CPU Core VID1, CPU Core VID2, CPU Core VID3, CPU Core VID4, CPU Core VID5, CPU Core VID6
- 36 PM DPRSLPVR <<< F66
- 36 IMVP\_IMON >>> A41
- 36 VCC\_SENSE <<< F64
- 36 VSS\_SENSE <<< F63
- 39 VTT\_SENSE <<< N13

**SENSE LINES**

- VTT\_SELECT1 AN1
- PROC DPRSLPVR F66
- ISENSE A41
- VCC\_SENSE F64
- VSS\_SENSE F63
- VTT\_SENSE N13
- VSS\_SENSE\_VTT R12

**POWER**

- 1.8V VCCPLL, VCCPLL, VCCPLL, VCCPLL, VCCPLL (W39, W37, U37, R39, R37)
- 1D8V\_S0, C1253, SC1U6D3V3MX-GP
- 1D5V\_S3, L60 IND-1UH-2-GP, VDDQ\_CK, BB14, BB12, VDDQ\_CK1, VDDQ\_CK2, C947, SC1U6D3V2KX-GP

**DVT 20100209**

- C1226, C1227, C1228, C1229, C1230, C1231, C1232, C1233, C1234, C1235 (SC1U6D3V2KX-GP)
- C1236, C1237, C1238, C1240, C1241, C1242, C1243, C1244, C1245 (SC1U6D3V2KX-GP)
- C1246, C1247, C1248, C1249, C1250, C1251, C1252 (SC10U6D3V3MX-GP)

**CPIN**

- AW14, AW12, AU60, AU59, AU12, AR60, AR59, AR12, AN60, AN59, AN35, AN33, AN17, AN15, AN14, AN12, AM10, AL60, AL59, AL17, AL15, AL12, AK35, AF39, AF37, AF35, AF33, AF32, AF30, AD39, BF60, BF59, BD60, BD59, BB60, BB59, AY60, AW60, AW35, AW33, AD37, AD35, AD33, AD32, AD30, W35, W33, W32, W30, W28, W26, W24, W23, U35, U33, U32, U30, U28, U26, U24, U23, R35, R33, R32, R30, R28, R26, R24, R23, AY10, AN9

**Notes:**

- Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V

**Title Block:**

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>CPU SFF 4 of 8(POWER/VTT)</b>			
Size Custom	Document Number	<b>CADIZ-CP</b>	Rev -1M
Date: Saturday, April 24, 2010	Sheet 7	of	57

[illegible][illegible]

www.Laptopblue.vn

Squirrelle CP DIS SAMSUNG


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU SFF 4 of 8(POWER/VTT)




Size Custom Document Number CADIZ-CP Rev -1M

Date: Saturday, April 24, 2010 Sheet 7 of 57

Please note that the VTT Rail Values are Auburndale  
VTT=1.05V; Clarksfield  
VTT=1.1V





Squirrelle CP DIS SAMSUNG



## POWER

CPU CORE SUPPLY

AUBURNDAL-1-GP-U3-NF





Squirrel CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU SFF 6 of 8(CPUCORE)

Size A3 Document Number CADIZ-CP Rev -1M

Date: Saturday, April 24, 2010 Sheet 9 of 57




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

Squirrel CP DIS SAMSUNG

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>CPU SFF 7 of 8(RESERVED)</b>		
Size A4	Document Number <b>CADIZ-CP</b>	Rev <b>-1M</b>
Date: Saturday, April 24, 2010	Sheet 10 of 57	



Squire CP DIS SAMSUNG

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU SFF 8 of 8(VSS)

Size A3

Document Number


CADIZ-CP




Rev

-1M

Date: Saturday, April 24, 2010

Sheet 11 of 57





**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Size A3	Document Number <b>CADIZ-CP</b>	Rev <b>-1N</b>
------------	------------------------------------	-------------------

Date: Saturday, April 24, 2010 Sheet 13 of 57





PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3VALW.

PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).







Delete PM\_PWRBTN# pull high



Add RTC Data lose function  
DY D2




All\_PWRGD modify 51123\_PGOOD from 3V/5V power





System Power Management

Panel backlight enable control is used to gate power into the backlight circuit





Squirrel CP DIS SAMSUNG

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
PCH 4 of 9(LVDS/CRT/DP)			
Size	Document Number	Rev	
Custom	CADIZ-CP	-1M	
Date:	Saturday, April 24, 2010	Sheet	15 of 57




BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI



DVT  
20100210

These pins are left as NC,  
because the function is disable.


These pins are left as NC,  
because the function is disable.



### USB Table

Pair	Device
0	External #0
1	External #1
2	NC
3	EXPRESS CARD
4	External #2
5	NC
6	NC
7	NC
8	WIMAX(HS)
9	CAMERA(HS)
10	WWAN(HS)
11	FELICA(FS)
12	BLUETOOTH(FS)
13	MULTIMEDIA SIM(FS)

EVT  
20091120



Squire CP DIS SAMSUNG

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH 5 of 9(PCI/USB)

Size

A3

Document Number

CADIZ-CP

Rev

-1M

Date

Saturday, April 24, 2010

Sheet

16

of

57






D

C



B


A

GPIO27 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.




EVT  
20091209





VCCPNAND which power the DC NAND interface must be powered even if dual channel NAND interface is not connected since it also supplies power to other functions inside PCH.








# www.Laptopblue.vn

## DDR3 SOCKET\_1

EVT  
20091204



# DDR3 SOCKET\_2









**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**LCD CONN****CADIZ-CP**

Sheet 23 of 57




Delay HDD power off timing for 400ms after SATA controller shut down. Control the C1417 and R2701 to finally tune delay timing between 500ms and 400ms.



Squirle CP DIS SAMSUNG






Squirrel CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.









Title			CARDREADER BD CONN
Size	Document Number	Rev	
		CADIZ-CP	
Date: Saturday, April 24, 2010	Sheet	26	of 57




Squirrel CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			MINI BD CONN	
Size			CADIZ-CP	
Date: Saturday, April 24, 2010			Sheet 27 of 57	
Rev			-1M	




1. BOTTOM CLOSE TO CODEC  
2. TOP CLOSE TO BTB CONNECTOR




	Dummy Parts
ALC275	C372, R318, R360, D8
ALC269	C335, R359, R361, D9

# Internal Speaker LEFT

## DE-POP Circuit




for T8 thermal diode





C1252 & C1254 CLOSE TO G787


for system thermal diode






EVT  
20091201



T8=90C  
THERM\_SET = [(Tset-72) x 0.02+0.34] x VCC





ps. FAN1 POWER TRACE WIDTH ~15 MIL  
Max current is 235mA;  
Stopped is ~10mA



Squirrelle CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Thermal/Fan Controllor			
Size	Document Number		Rev
	CADIZ-CP		-1M
Date:	Saturday, April 24, 2010	Sheet 30 of 57	





The diagram shows a 24-pin connector with the following connections:

- Pin 1:** K80
- Pin 2:** K81
- Pin 3:** K82
- Pin 4:** K83
- Pin 5:** K84
- Pin 6:** K85
- Pin 7:** K86
- Pin 8:** K87
- Pin 9:** K88
- Pin 10:** K89
- Pin 11:** K90
- Pin 12:** K91
- Pin 13:** K92
- Pin 14:** K93
- Pin 15:** K94
- Pin 16:** K95
- Pin 17:** K96
- Pin 18:** K97
- Pin 19:** K98
- Pin 20:** K99
- Pin 21:** K100
- Pin 22:** K101
- Pin 23:** K102
- Pin 24:** K103


Additional connections shown in the diagram include:

- Pin 1:** Connected to K80
- Pin 2:** Connected to K81
- Pin 3:** Connected to K82
- Pin 4:** Connected to K83
- Pin 5:** Connected to K84
- Pin 6:** Connected to K85
- Pin 7:** Connected to K86
- Pin 8:** Connected to K87
- Pin 9:** Connected to K88
- Pin 10:** Connected to K89
- Pin 11:** Connected to K90
- Pin 12:** Connected to K91
- Pin 13:** Connected to K92
- Pin 14:** Connected to K93
- Pin 15:** Connected to K94
- Pin 16:** Connected to K95
- Pin 17:** Connected to K96
- Pin 18:** Connected to K97
- Pin 19:** Connected to K98
- Pin 20:** Connected to K99
- Pin 21:** Connected to K100
- Pin 22:** Connected to K101
- Pin 23:** Connected to K102
- Pin 24:** Connected to K103


PANEL ID			
Panel Vender	ID0	ID1	ID2
No-Installed	1	1	1
—	1	1	0
—	1	0	1
SAMSUNG	1	0	0
AUO	0	1	1
CPT	0	1	0
LGD	0	0	1
TMD	0	0	0




## EC BIOS Flash ROM 128KB




## System BIOS Flash ROM (4MB)




## GOLDEN FINGER FOR DEBUG BOARD CONNECTOR (only install it on EVT)




## SWITCH Board Connector



## BATTERY IDENTIFY



## Felica Connector








CPU\_CORE  
ADP3211

RT8209



1D05V\_S0

RT8209


1D5V\_S3




GFX\_CORE/ VGA\_CORE  
ADP3211






5V/3D3V  
RT8223



Charger BQ24751




Adapter




Squirrelle CP DIS SAMSUNG


## DC IN Connector



## Adaptor in to generate DCBATOUT




## BATTERY CONNECTOR





Squirrelle CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
AD / BATT CONN		
Size	Document Number	Rev
A3	CADIZ-CP	-1M
Date:	Saturday, April 24, 2010	Sheet 35 of 57



[illegible]



[illegible]

**www.Laptopblue.vn**

**RT8209 1D05V**

**EVT 20091214**

**EVT 20091207**

**EVT 20091201**

**EVT 20091221**

**EVT 20091207**

**EVT 20091204**

The processor needs to be warned about the VTT rails shutdown at least 100 ns before the VTT rail falls to -5% of nominal value.

Squirtle CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien Z21, Taiwan, R.O.C.

Title **RT8209\_1D05V**

Size Document Number **CADIZ-CP** Rev **-1M**

Date: Saturday, April 24, 2010 Sheet 39 of 57

**RT8209 1D05V**

**DC/DC Converter:**

- IC: RT8209 1D05V
- Inductor: L68 (1.0uH)
- Capacitors: C1129, C1130, C1131, C1128
- Resistors: R2414, R2415, R2416, R2417
- Parameters:  $I_d = 9A$ ,  $Q_g = 5 \sim 7nC$ ,  $R_{dson} = 22 \sim 30mohm$ ,  $Mag = 1.0uH$ ,  $DCR = 2.9 \sim 3.3mohm$ ,  $I_{dc} = 18A$ ,  $I_{sat} = 36A$

**LDO:**

- IC: RT8209 1D05V
- Capacitors: C1132, C1133, C1134
- Resistors: R2418, R2419, R2420, R2421, R2422, R2424, R2425
- Parameters:  $I_{omax} = 20A$ ,  $OCP > 30A$ ,  $V_{out} = 0.75 * (1 + R1/R2)$

**Control Logic:**

- IC: RT8209 1D05V
- Transistors: Q217, Q219, Q221, Q223, Q64, Q84
- Resistors: R2414, R2415, R2416, R2417, R2418, R2419, R2420, R2421, R2422, R2424, R2425
- Parameters:  $I_d = 12A$ ,  $Q_g = 7.6 \sim 10.6nC$ ,  $R_{dson} = 9.5 \sim 13mohm$

**Notes:**

- The processor needs to be warned about the VTT rails shutdown at least 100 ns before the VTT rail falls to -5% of nominal value.
- Squirrel CP DIS SAMSUNG

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**RT8209\_1D05V**

**CADIZ-CP**

Date: Saturday, April 24, 2010 Sheet 39 of 57

**RT8209 1D05V**

**DC/DC Converter:**

- IC: RT8209 1D05V
- Inductor: L68 (1.0uH)
- Capacitors: C1129, C1130, C1131, C1128
- Resistors: R2414, R2415, R2416, R2417
- Parameters:  $I_d = 9A$ ,  $Q_g = 5 \sim 7nC$ ,  $R_{dson} = 22 \sim 30mohm$ ,  $Mag = 1.0uH$ ,  $DCR = 2.9 \sim 3.3mohm$ ,  $I_{dc} = 18A$ ,  $I_{sat} = 36A$

**LDO:**

- IC: RT8209 1D05V
- Capacitors: C1132, C1133, C1134
- Resistors: R2418, R2419, R2420, R2421, R2422, R2424, R2425
- Parameters:  $I_{omax} = 20A$ ,  $OCP > 30A$ ,  $V_{out} = 0.75 * (1 + R1/R2)$

**Control Logic:**

- IC: RT8209 1D05V
- Transistors: Q217, Q219, Q221, Q223, Q64, Q84
- Resistors: R2414, R2415, R2416, R2417, R2418, R2419, R2420, R2421, R2422, R2424, R2425
- Parameters:  $I_d = 12A$ ,  $Q_g = 7.6 \sim 10.6nC$ ,  $R_{dson} = 9.5 \sim 13mohm$

**Notes:**

- The processor needs to be warned about the VTT rails shutdown at least 100 ns before the VTT rail falls to -5% of nominal value.
- Squirrel CP DIS SAMSUNG

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**RT8209\_1D05V**

**CADIZ-CP**


Date: Saturday, April 24, 2010 Sheet 39 of 57

**Park-LP: 0.95v~0.9v**

NVDD0_ ALT2	NVDD0_ ALT1	NVDD0_ ALT0	M93 VD0C	PARK-PRO VD0C	PARK-LP VD0C
0	0	0	1.05V	1.05V	0.95V
1	1	1	0.90V	0.90V	0.90V
1	0	0	1.10V(LVDD)		



# APL5930 for 1V\_VGA



Squirtle CP DIS SAMSUNG

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ISL62881 +VCC GFXCORE</b>	
Size A3	Document Number <b>CADIZ-CP</b>
Date: Saturday, April 24, 2010	Sheet 41 of 57

Rev  
-1M

## RT8015 for 1D8V\_S0

Squirtle CP DIS SAMSUNG

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**RT8015 1D8V/RT9026 0D75**


Size


Document Number


Date: Saturday, April 24, 2010

**CADIZ-CP**

Sheet 42 of 57







Squirtle CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

UVP Protect

Size  
A3

Document Number





CADIZ-CP

Rev


-1M

Date: Saturday, April 24, 2010





Sheet 45 of 57




EVT  
20091221










EVT  
20091221













DVT  
20100129










EVT  
20091221




EVT  
20091208



EVT  
20091117



EVT  
20091208




Squire CP DIS SAMSUNG

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title	EMI/Spring/Boss		
Size	Document Number	Rev	-1M
Date	Saturday, April 24, 2010	Sheet 46 of 57	

DVT  
20100209




SI4168  
Rdson=5.7~7.6m ohm

PVT  
20100324




DVT  
20100210




Squirrel CP DIS SAMSUNG


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
ATI POWER		
Size	Document Number	Rev
A3	CADIZ-CP	-1M
Date: Saturday, April 24, 2010		
Sheet 47 of 57		



Square CP DIS SAMSUNG








For M9X-S2/S3


DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V (Ra)	100R	40.2R
MVREF TO GND (Rb)	100R	100R

For Park-S3

DIVIDER RESISTORS	DDR2/DDR3	GDDR3
MVREF TO 1.8V (Ra)	40.2R	40.2R
MVREF TO GND (Rb)	100R	100R



Madison: MEM\_CALRP[0,2] signals are used.  
Park: MEM\_CALRP1 and MEM\_CALRN1 are used




Designator	For M93-S2 and M93-S3	For Park-S3
R_MEM_1	001	100
R_MEM_2	00/Short	51R
R_MEM_3	2.2K	001
C_MEM	2.2uF	68pF

EVT 20091208

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS
TX_PWRS_ENB (Internal PD)	GPI00	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	0
TX_DEEMPH_EN (Internal PD)	GPI01	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	0
BIF_GEN2_EN_A	GPI02	PCIe GEN2 ENABLED	0
RESERVED	GPI08	RESERVED	0
BIF_VGA_DIS	GPI09	VGA ENABLED	0
RESERVED	GPI021	RESERVED	0
BIOS_ROM_EN	GPI022_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPI0[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_ROM=0, then Config[3:0] defines the primary memory aperture size	0
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	0

AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNC, GENERICCC, GPIO2, GPIO21	


If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST	M25P05A
256MB	x001	Microelectronics	M25P10A
512MB	x010		M25P20
1GB	x		M25P40
2GB	x	Chingis (formerly PMC)	Pm25LV512A
4GB	x		Pm25LV010A






EVT 20091203

Squire CP DIS SAMSUNG


緯創資通 Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File Madison Memory / Straps	
Size A2	Document Number
CADIZ-CP	
Date: Saturday, April 24, 2010	Sheet 52 of 57





SAMSUNG: 72.41164.H0U  
HYNIX: 72.51G63.C0U

52.53 DQMA#[0..7] <<>>  
52.53 RDQSA#[0..7] <<>>  
52.53 WDQSA#[0..7] <<>>  
52.53 MAA#[0..12] <<>>  
52.53 MDA#[0..63] <<>>



Squirtle CP DIS SAMSUNG

## EVT

(2009/11/17)  
P.8 CPU SFF(5 of 8)-PWR/DDR/GFX] Delete R2263 (GFX\_VR\_EN double pull-low)  
P.15 [PCH 4 of 9(LVDS/CRT/DP] Delete RN22 (CLK\_DDC\_EDID, DAT\_DDC\_EDID double pull-high)  
P.15 [PCH 4 of 9(LVDS/CRT/DP] Modify RN112 and add RN147  
P.15 [PCH 4 of 9(LVDS/CRT/DP] Change RN113 to three single resistors for PCH RGB signal.  
P.23 [LCD CONN] Add R2621, R2625 100Kohm pull-low for BLON\_IN and BLON\_OUT\_R  
P.25 [CRT BD CONN] Add RN146 pull-high to 3D3V\_S0 for CRT\_DDCCLK1 and CRT\_DDCDATA1  
P.47 [EMI/Spring/Boss] ME add stand off KS1--KS4 and H10  
P.50 [PARK-S3 IO] Change RN86 to three single resistors for VGA RGB signal.

(2009/11/20)  
P.13 PCH (2 of 9)-PCIE/CLK/SMB Modify PCI express ports connection assigned table  
P.16 PCH (5 of 9)-PCI/USB Modify USB ports connection assigned table  
P.27 MINI BD CONN Add USB port for MINI1 WIMAX function

(2009/11/23)  
P.25 [CRT BD CONN] Delete RN126--RN129

(2009/11/25)  
P.24 [HDD CONN & TOUCHPAD] Add HDD protection circuit  
P.27 MINI BD CONN Modify WIMAX USB pair connection  
P.25 [CRT BD CONN] Change HDMI 0.1UF caps to BTBCRT1 side..

(2009/11/27)  
P.32 [BIOS & SW/C & BAT ID & Felic] Add 10Kohm pull low for SPI\_WP#

(2009/11/30)  
P.27 MINI BD CONN Modify 5V\_MINI\_S5, 3d3v\_s3 and USB8 net arrangement  
P.3 Clock Generator Add damping resistor for the 14MHz crystal  
P.12 PCH (1 of 9)-SATA/RTC/HDA Add damping resistor for the 32KHz crystal

(2009/12/01)  
P.13 PCH (2 of 9)-PCIE/CLK/SMB Modify PCI express clock connection assigned table  
P.40 ADP3211\_GFX\_CORE/ VGA\_CORE Modify VGA/ GFX co-lay power circuit  
P.30 Thermal/Fan Controllor Modify thermal contral circuit.  
P.32 [BIOS & SW/C & BAT ID & Felic] Modify net name SPI\_MOSO\_R to SPI\_MISO\_R  
P.32 [BIOS & SW/C & BAT ID & Felic] Add 100K ohms pull-down resistors on each SPI0\_CLK, SPI0\_MOSI and SPI0\_CS# net.  
P.12 PCH (1 of 9)-SATA/RTC/HDA Add damping resistor for LPC\_LAD0--LPC\_LAD3 and LPC\_LFRAME#  
P.7 CPU SFF(4 of 8)-POWER/VTT Delete VCORE SENSE pin double pull high/low resistors.  
P.39 RT8209\_1D05V Add sequence circuit for VTTTPWRGOOD and VTT.

(2009/12/02)  
P.29 AUDIO JACK Add speaker protection circuit.  
P.32 [BIOS & SW/C & BAT ID & Felic] Add golden finger debug connector GF1 and only install it on EVT  
P.37 [RT8223\_5V/3D3V] Delete 3D3V\_PWR 7pcs gaps for more place.  
P.12 PCH (1 of 9)-SATA/RTC/HDA Add test point for JTAG.  
P.25 [CRT BD CONN] Change HDMI\_CLK, HDMI\_DATA, CRT\_DDCCLK1, CRT\_DDCDATA1 pull high resistors to 3.83Kohm.

P.53 [VRAM(1/2)] Swap VRAM DQ, DQS, DIM net.  
P.54 [VRAM(3/4)] Swap VRAM DQ, DQS, DIM net.

(2009/12/03)  
P.13 PCH (2 of 9)-PCIE/CLK/SMB Change PCIE\_CLK\_RQ2# to pull low for cardreader.  
P.23 [LCD CONN] Change descrete brightness source from EC to VGA.  
P.52 [M93/ PARK-S3 Memory / Straps] Modify GPIO setting

(2009/12/04)  
P.40 ADP3211\_GFX\_CORE/ VGA\_CORE Modify sense pin circuit.  
P.28 Audio Codec ALC275 Modify speaker protection circuit.  
P.29 AUDIO JACK Modify speaker protection circuit.  
P.39 RT8209\_1D05V Delete 1D05V output gaps.  
P.42 G9661\_1D8V/ RT9026\_0D75 Add S3 Power Reduction schematics.  
P.5 CPU SFF(2 of 8)-CLK/Thermal Add S3 Power Reduction schematics.  
P.17 PCH (6 of 9)-GPIO/RSVD Add S3 Power Reduction schematics.  
P.33 RUN POWER Add S3 Power Reduction schematics.  
P.8 CPU SFF(5 of 8)-PWR/DDR/GFX Add S3 Power Reduction schematics.  
P.21 DDR3-SOCKET\_1 Add S3 Power Reduction schematics.  
P.14 PCH (3 of 9)-DMI/FDI Add S3 Power Reduction schematics.

(2009/12/07)  
P.31 KBC\_NPCE781L / KB Modify W\_Disable# direction to output from EC  
P.27 MINI BD CONN Modify W\_Disable# direction to output from EC  
P.13 PCH (2 of 9)-PCIE/CLK/SMB Delete RN102 and omit the routing prom PCH to CPU  
P.5 CPU SFF(2 of 8)-CLK/Thermal always install RN89 for UMA and DIS.  
P.27 MINI BD CONN Modify power source 6 pins of 3D3V\_S3 to 3D3V\_S5 for WWAN power off sequence by software request.

P.36 ADP3211\_CPU CORE Power team update circuit and add EL CAP at DCBATOUT for acoustic noise.  
P.38 RT8209\_1D5V Power team modify circuit.  
P.39 RT8209\_1D05V Power team modify circuit  
P.40 ADP3211\_GFX\_CORE/ VGA\_CORE Power team modify circuit and VID GPIO setting.  
P.49 M93/ PARK-S3 IO Delete VGA\_XIN1 net from VGA to CLKGEN and add TP for VGA\_JTAG pins and modify PEX\_CLKREQ pull high to 3D3V\_S5

P.3 Clock Generator Delete the net "VGA\_XIN1" net from VGA to CLKGEN routing.

(2009/12/08)  
P.46 [M93/ PARK-S3 POWER] Pins A4, K11, V11, U11 can left unconnected at M93-S3 and PARK-S3.  
P.51 M93/ PARK-S3 DP POWER\_GND DPF\_PVDD, DPF\_PVSS add damping resistor for PARK-S3.  
P.49 M93/ PARK-S3 IO Change A2VSSQ connection to clean ground.  
P.52 M93/ PARK-S3 Memory / Straps Modify "DRAM\_RST" output circuit.  
P.39 RT8209\_1D05V Power team modify circuit (delete U107)  
P.40 ADP3211\_GFX\_CORE/ VGA\_CORE Modify VGA power sequence  
P.41 APL5930\_1V Modify VGA power sequence  
P.48 M93/ PARK-S3 PCIE Modify VGA power sequence

(2009/12/09)  
P.33 RUN POWER Delete R344 and C28.  
P.3 Clock Generator Modify symbol to 9LVS3197BKLFT that only one CLKGEN source we will use. Delete pin16 CPU\_STOP# to NC for 9LVS3197BKLFT.  
P.31 KBC\_NPCE781L / KB Add 100Kohm pull up resistor for ME\_UNLOCK# and combine 3pcs 100Kohm pull up to one 8P4R resistor.  
P.36 ADP3211\_CPU CORE Change TC60 power plane from DCBATOUT to DCBATOUT\_3211\_CPU and add TC61 for DCBATOUT  
P.9 CPU SFF(6 of 8)-CPUCORE Delete C978, C979, C982, C983 for placement.  
P.17 PCH (6 of 9)-GPIO/RSVD Change PCH\_GPIO57 DIS/UMA selection to KBC.

(2009/12/10)  
P.36 ADP3211\_CPU CORE Change net 3211\_PWRGD pull high 1Kohm to 3D3V\_S0  
P.12 PCH (1 of 9)-SATA/RTC/HDA Change 4pcs TP to two dummy 0402 resistor for layout space.  
P.33 RUN POWER Delete R2720 and R513.  
P.14 PCH (3 of 9)-DMI/FDI Delete R464 and PM\_PWROK connection to PCH.B17(PWROK).  
P.48 M93/ PARK-S3 PCIE Delete M93 +BBP circuit.  
P.27 MINI BD CONN Add one more power pin on BTBMINI1 for 3D3V\_S3.  
P.36 ADP3211\_CPU CORE Modify VID[5:3] setting for 27A CPU core power rating.  
P.26 CARDREADER BD CONN Modify WLAN\_BT\_DATA direction  
P.27 MINI BD CONN Modify WLAN\_BT\_DATA direction  
P.40 ADP3211\_GFX\_CORE/ VGA\_CORE Add R2791 0ohm resistor installed on UMA SKU to separate the connection between VGA power circuit and CPU  
P.12 PCH (1 of 9)-SATA/RTC/HDA Add R2793 pull low resistor on la  
P.39 RT8209\_1D05V Add sequence circuit for VTTTPWRGOOD and VTT when system suddenly moves to G3 by removing both AC and battery at the same time.  
P.14 PCH (3 of 9)-DMI/FDI Add sequence circuit for SYS\_PWROK , PWROK, MEPWROK when system suddenly moves to G3 by removing both AC and battery at the same time.

(2009/12/11)  
P.5 CPU SFF(2 of 8)-CLK/Thermal Modify RN93 resistor to two single resistors.  
P.40 ADP3211\_GFX\_CORE/ VGA\_CORE Delete R2644 and change R2642 to 10Kohm.  
P.41 APL5930\_1V Delete R2482.  
P.47 ATI POWER Modify R2330 pull-up from 3D3V\_S3 to 3D3V\_S0.  
P.41 APL5930\_1V Modify R2479 pull-up from 3D3V\_S3 to 3D3V\_S0.  
P.47 ATI POWER Modify 3D3V\_VGA sequence circuit.  
P.27 MINI BD CONN Modify to 8pin 3D3V\_S3.  
P.33 RUN POWER Change U138 to AO4406AL.

(2009/12/12)  
P.27 MINI BD CONN Modify BTBMINI1 to 3pins of 3D3V\_S3 and 6pins of 3D3V\_S5.

(2009/12/14)  
P.36 ADP3211\_CPU CORE Change R2573 from 1.91Kohm to 10Kohm.  
P.26 CARDREADER BD CONN Modify 5V\_S0 power to 1D5V\_S0 because 5V\_S0 has not used on cardreader board.  
P.16 PCH (5 of 9)-PCI/USB Modify USB\_OC#3--USB\_OC#7 to single pull-up.  
P.39 RT8209\_1D05V Delete G227, G225.  
P.8 CPU SFF(5 of 8)-PWR/DDR/GFX Change R669,R668,R685,R695 to 0402 resistors.  
P.9 CPU SFF(6 of 8)-CPUCORE Delete C1313, C1314.  
P.14 PCH (3 of 9)-DMI/FDI Add D112 to match the sequence IMVP\_VR\_EN and SYS\_PWROK/PCH\_PWROK.

(2009/12/14)  
P.50 M93/ PARK-S3 POWER Add 0ohm 0805 resistor for VDDCI.

(2009/12/15)  
P.14 PCH (3 of 9)-DMI/FDI Modify reset circuit for POWEROK and VTTTPWRGOOD sequence when system suddenly moves to G3.  
P.13 PCH (2 of 9)-PCIE/CLK/SMB Add 0ohm resistor for XTAL25\_OUT.

(2009/12/16)  
P.14 PCH (3 of 9)-DMI/FDI Modify reset circuit for POWEROK,PM\_RSMRST# and VTTTPWRGOOD sequence when system suddenly moves to G3.  
P.40 ADP3211\_GFX\_CORE/ VGA\_CORE Modify VCC\_AXG\_SENSE,VSS\_AXG\_SENSE connection.  
P.17 PCH (6 of 9)-GPIO/RSVD [Bom change] change RN119 from 10Kohm to 33Kohm.  
P.36 ADP3211\_CPU CORE [Bom change] change R2580 from 1Kohm to 3.3Kohm.  
P.39 RT8209\_1D05V [Bom change] delete Q84, R2742.

(2009/12/17)  
P.14 PCH (3 of 9)-DMI/FDI Change D112 direction.  
P.50 M93/ PARK-S3 POWER Change one 0805 resistor to two 0402 resistors for layout placement space.  
P.40 ADP3211\_GFX\_CORE/ VGA\_CORE Change R2660 size from 0402 to 0805 for VCC\_AXG\_SENSE/ VSS\_AXG\_SENSE routing.

(2009/12/21)  
P.46 EMI/Spring/Boss EMC add EC103, EC106--EC117 for 3D3V\_S0, 3D3V\_S5, 5V\_S5, 1D5V\_S3, 1V\_VGA, 1D5V\_VGA.  
P.8 CPU SFF(5 of 8)-PWR/DDR/GFX Delete C1282, C1281 and change C1264, C1265 to 4.7uF for layout placement space.  
P.50 M93/ PARK-S3 POWER Delete C834, C807, C800, C811, C816, C815, C737, C799 and change C789 to 4.7uF for layout placement space.  
P.46 EMI/Spring/Boss Delete EC80, EC79, EC82, EC59, EC58, EC51, EC12, SPR2 for layout placement space.  
P.31 KBC\_NPCE781L / KB Change PCB version setting for power saving in S5.  
P.39 RT8209\_1D05V Add VTT\_PWRGD pull-up resistor.  
P.37 [RT8223\_5V/3D3V] Because the shortage of FDMC8296, change U100, U101 to FDMC7692.

(2010/01/09)  
P.17 PCH (6 of 9)-GPIO/RSVD [BOM Change] change Q92 from transistor to MOS 2N7002 and change C1411 from 0.047uF to 0.1uF.  
P.33 RUN POWER [BOM Change] change Q94, Q95,from transistor to MOS 2N7002.

Squirrel CP DIS SAMSUNG

緯創資通		Wistron Corporation	
		21F, 8R, Sec 1, Hsin Tai Wu Rd., Hsuehchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HISTORY EVT			
Size A2	Document Number		Rev
	CADIZ-CP		-1M
Date:	Saturday, April 24, 2010	Sheet 55 of 57	

DVT

(2010/01/21)	
P.38 [RT8209_1D5V]	[BOM change] R2409 change from 30Kohm to 31.6Kohm.
P.37 [RT8223_5V/3D3V]	[BOM change] R2393 change from 30Kohm to 31.6Kohm.
(2010/01/25)	
P.13 [PCH (2 of 9)-PCIE/CLK/SMB]	[BOM change] C1023, C1024 change from 18pF to 15pF.
P.49 [M93/ PARK-S3 IO]	[BOM change] C719, C721 change from 10pF to 12pF.
P.32 [BIOS & SW/C & BAT ID & Felic]	[BOM change] Add EC83, EC84 to 330pF for EMC request.
(2010/01/29)	
P.23 [LCD CONN]	[BOM change] Change DIS brightness source to EC control.
P.46 [EMI/Spring/Boss]	Add EC51, 58,59 to 0.1uF for EMC request.
(2010/02/03)	
P.24 [HDD CONN & TOUCHPAD]	Change R2701 to 91Kohm and add C1417 to 2,2uF for HDD protection.
P.33 [RUN POWER]	[BOM change] change R2779 to 100Kohm for 1D5V_S0_PWRGD.
P.42 [G9661_1D8V/ RT9026_0D75]	[BOM change] change R2780 to 0ohm for 1D5V_S0_PWRGD.
(2010/02/04)	
P.36 [ADP3211_CPU CORE]	Change TC60 from EL CAP to POSCAP and change R2593 to 91Kohm.
P.37 [RT8223_5V/3D3V]	Change R2384 to 75Kohm and change R2385 to 97.6Kohm.
P.39 [RT8209_1D05V]	Change R2421 to 10.2Kohm.
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	Modify +VGA_CORE feedback trace connection and change C1373 to 820pF
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	Change R2645 to 8.66Kohm for GFX.
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	Change R2657 to 63.4Kohm and cahnge R2647 to 6.65Kohm for VGA.
P.45 [UVP Protect]	Change Q72 to P-MOSFET and add R2816, R2817 to 200Kohm.
P.36 [ADP3211_CPU CORE]	Dummy R2613.
	Close all open power gaps.
(2010/02/05)	
P.31 [KBC_NPCE781L / KB]	Change R2714 to 20Kohm for PCB version.
P.33 [RUN POWER]	Add a dummy resistor R2818 to 100Kohm.
	Close all open power gaps.
(2010/02/08)	
P.14 [PCH (3 of 9)-DMI/FDI]	Change R2812 to 165Kohm.
P.49 [M93/ PARK-S3 IO]	Change R2562, R2563 options to PARK.
P.50 [M93/ PARK-S3 POWER]	Change L75, R2426, C783, C867 options to M93.
P.50 [M93/ PARK-S3 POWER]	Change L58, C841, C877, C842, C843 options to PARK.
P.52 [M93/ PARK-S3 Memory / Straps]	Change R665 to 243ohm, R617 to 0ohm, C889 to 2.2nF for M93.
P.41 [APL5930_1V]	Change R2483 to 59Kohm for M93.
P.50 [M93/ PARK-S3 POWER]	Delete C810 for placement space.
P.33 [RUN POWER]	Cahnge Q94 to transistor, C1412 to 1uF, R2818 to 330Kohm and stuff it.
P.31 [KBC_NPCE781L / KB]	Add R2819 pull-up to 3D3V_AUX_S5 and change C364 to 1uF for vender request.
P.24 [HDD CONN & TOUCHPAD]	Modify R2701pull-up to 5V_AUX_S5 and dummy D105.
P.47 [ATI POWER]	Change 3D3V_VGA solution from MOS to switch.
(2010/02/09)	
P.42 [RT8015_1D8V/ RT9026_0D75]	Change 1D8V_S0 power solution to RT8015.
P.46 [EMI/Spring/Boss]	Add EC118 to 0.1uF at AD+ for EMC request.
P.47 [ATI POWER]	Change 1D8V_VGA power solution and R2558 to 1Kohm.
P.7 [CPU SFF(4 of 8)-POWER/VTI]	Delete C1238 for placement space.
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	Add R2823 to 267Kohm and dummy R2689.
P.14 [PCH (3 of 9)-DMI/FDI]	Change U139 VCC to 3D3V_AUX_S5.
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	Change D107 to 83.R2004.B8F and R2786 to 47Kohm.
P.41 [APL5930_1V]	Change D108 to 83.R2004.B8F and R2480 to 10Kohm.
P.12 [PCH (1 of 9)-SATA/RTC/HDA]	Change R2733~R2737 to 56ohm.
P.47 [ATI POWER]	Modify 3D3V_VGA solution.
(2010/02/10)	
P.47 [ATI POWER]	Change R2824 pull up to 3D3V_S5.
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	Change R2642 pull up to 3D3V_S5.
P.47 [ATI POWER]	Change R2558 to 0ohm, delete D109, R2788, C1415.
P.12 [PCH (1 of 9)-SATA/RTC/HDA]	Change C1008, C1009 to 5pF.
P.13 [PCH (2 of 9)-PCIE/CLK/SMB]	Delete EC91 for placement space.
P.16 [PCH (5 of 9)-PCI/USB]	Delete EC93 for placement space.
P.31 [KBC_NPCE781L / KB]	Delete C363 for placement space.
P.50 [M93/ PARK-S3 POWER]	Stuff C821 to 1uF.
P.47 [ATI POWER]	Change Q100 to AO3415.
P.24 [HDD CONN & TOUCHPAD]	Change Q77 to AO3419.
P.17 [PCH (6 of 9)-GPIO/RSVD]	Stuff R2298 to 54.9ohm and dummy RN120 for THERMTRIP#.
P.33 [RUN POWER]	Stuff R167 to 56ohm for THERMTRIP#.
P.5 [CPU SFF(2 of 8)-CLK/Thermal]	Stuff R2305 to 0ohm for PROCHOT#.
(2010/02/11)	
P.42 [RT8015_1D8V/ RT9026_0D75]	Add more one gap G330 for 1D8V_S0.
P.42 [RT8015_1D8V/ RT9026_0D75]	Add EC119 to 0.1uF for EMC request.
(2010/02/22)	
P.41 [APL5930_1V]	Change R2479 to 10Kohm for vga sequence.
P.47 [ATI POWER]	Change C743 to 0.01uF, R583 to 47Kohm and R655 to 4.7Kohm for vga sequence.
P.33 [RUN POWER]	Dummy R2818.
(2010/02/23)	
P.17 [PCH (6 of 9)-GPIO/RSVD]	Dummy R2298 and stuff RN120 for THERMTRIP#.
P.33 [RUN POWER]	Dummy R167 for THERMTRIP#.
P.47 [ATI POWER]	Change U94 to AO4430 Rds=5.5~7.5mohm
P.31 [KBC_NPCE781L / KB]	Change U135 to G691L293173UF.

(2010/02/24)	
P.38 [RT8209_1D5V]	[BOM change] R2409 change from 31.6Kohm to 30Kohm.
P.43 [BQ24751_Charger]	[BOM change] R2512 change from 120Kohm to 63.4Kohm for DIS.
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	[BOM change] R2823 change from 267Kohm to 160Kohm for DIS.

Squire CP DIS SAMSUNG

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichang, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
HISTORY EVT		
Size A2	Document Number	Rev
CADIZ-CP		-1M
Date: Saturday, April 24, 2010		
Sheet 66 of 67		

PVT

(2010/03/18)		
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	Modify +VGA_CORE feedback trace connection.	
P.14 [PCH (3 of 9)-DMI/FDI]	Change U139 VCC from 3D3V_AUX_S5 to 5V_AUX_S5.	
(2010/03/22)		
P.31 [KBC_NPCE781L / KB]	[BOM change] Dummy R142 double pull low.	
(2010/03/24)		
P.47 [ATI POWER]	[BOM change] Change U94 toSI4168 Rds=5.7~7.6mohm.	
P.33 [RUN POWER]	Delete R2818 and change Q10 pin5 connection to PM_SLP_S3_CTL.	
(2010/03/25)		
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	[BOM change] Change R2642 to 100Kohm for VGA sequence.	
P.41 [APL5930_1V]	[BOM change] Change R2479 to 100Kohm for VGA sequence.	
P.47 [ATI POWER]	[BOM change] Change D110 to RB751V for VGA sequence.	
P.47 [ATI POWER]	[BOM change] C1419 to 0.22uF for VGA sequence PARK only.	
(2010/03/29)		
P.24 [HDD CONN & TOUCHPAD]	[BOM change] Change R2701 to 133Kohm and change R2702 to 3.3Kohm for HDD protection sequence.	
P.24 [HDD CONN & TOUCHPAD]	Add C1379 to 0.1uF for HDD protection sequence.	
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	Change R2660 0ohm resistor to 0805 size.	
(2010/03/30)		
P.36 [ADP3211_CPU CORE]	Change U127 to TPCA8030 and change U128, U129 to TPCA8028 for VCC_CORE quality.	
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	[BOM change] Dummy R2823 and add R2689 to 100Kohm for VGACORE level.	
(2010/03/31)		
P.31 [KBC_NPCE781L / KB]	Add CP and CP2 option circuit.	
Change 0ohm resistors to 0ohm pads	0402-pad: R2547, R2732, R2566, R2553, R2568, R2567, R2574, R2552, R2554, R2572, R2550, R2570, R2549, R2731, R2569, R2551, R2578, R2548 0603-pad: R2669, R2246, R2247	
(2010/04/01)		
P.38 [RT8209_1D5V]	[BOM change] Change R2411 to 10Kohm and change R2409 to 10.2Kohm to rise 1% of 1D5V_S3 level.	
P.49 [M93/ PARK-S3 IO]	[BOM change] C719, C721 change to 6.8pF.	
P.13 [PCH (2 of 9)-PCIE/CLK/SMB]	[BOM change] C1023, C1024 change to 12pF.	
(2010/04/02)		
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	[BOM change] Change R2659, R2698 to 0ohm resistor for VGA_CORE transition overshoot.	
(2010/04/07)		
P.40 [ADP3211_GFX_CORE/ VGA_CORE]	[BOM change] Change C1414 0.1UF capacitor from Y5V to X7R.	
(2010/04/12)		
P.49 [M93/ PARK-S3 IO]	[BOM change] Add 2nd source for X7.	

MP

(2010/04/21)		
P.19 [PCH (8 of 9)-PWRISATAIUSB]	Change VCCSUSHDA power plane to 1.5V_S5.	
(2010/04/24)		
P.19 [PCH (8 of 9)-PWRISATAIUSB]	Add R2826 dummy pull low resistor for enable pin.	