

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

起点主板维修网 www.qdzbwx.com

D8 MLB ULTIMATE


LAST_MODIFIED=Mon Aug 27 13:33:38 2012

REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
8	0001607319	ENGINEERING RELEASED	2012-08-28

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	
2	2	System Block Diagram	MASTER	08/23/2011
3	3	Power Block Diagram	K70_MLB	08/27/2012
4	4	BOM Configuration	D8_MLB	06/15/2012
5	5	DEBUG LEDS	D8_MLB	08/27/2012
6	6	Power Connectors/Aliases	D8_MLB	08/27/2012
7	7	Holes/PD parts	D8_MLB	08/27/2012
8	8	Unused Signal Aliases	D8_MLB	08/27/2012
9	9	Signal Aliases	D8_MLB	08/27/2012
10	10	CPU DMI/PEG/FDI/RSVD	D8_MLB	08/27/2012
11	11	CPU CLOCK/MISC/JTAG	D8_MLB	08/27/2012
12	12	CPU DDR3 INTERFACES	D8_MLB	08/27/2012
13	13	CPU POWER	D8_MLB	08/27/2012
14	14	CPU GROUNDS	D8_MLB	08/27/2012
15	15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	D8_MLB	08/27/2012
16	16	CPU NON-GFX DECOUPLING	D8_MLB	08/27/2012
17	17	GFX DECOUPLING & PCH PWR ALIAS	D8_MLB	08/27/2012
18	18	PCH SATA/PCIE/CLK/LPC/SPI	D8_MLB	08/27/2012
19	19	PCH DMI/FDI/GRAPHICS	D8_MLB	08/27/2012
20	20	PCH PCI/USB	D8_MLB	08/27/2012
21	21	PCH MISC	D8_MLB	08/27/2012
22	22	PCH POWER	D8_MLB	08/27/2012
23	23	PCH GROUNDS	D8_MLB	08/27/2012
24	24	PCH DECOUPLING	D8_MLB	08/27/2012
25	25	CPU and PCH XDP	D8_MLB	08/27/2012
26	26	CHIPSET SUPPORT	D8_MLB	08/27/2012
27	27	USB 2.0 HUB (BT/SMC)	D8_MLB	08/27/2012
28	28	CPU Memory S3 Support	D8_MLB	08/27/2012
29	29	DDR3 SO-DIMM Connector A Slot0	D8_MLB	08/27/2012
30	30	DDR3 SO-DIMM Connector A Slot1	D8_MLB	08/27/2012
31	31	DDR3 SO-DIMM CONNECTOR B SLOT0	D8_MLB	08/27/2012
32	32	DDR3 SO-DIMM CONNECTOR B SLOT1	D8_MLB	08/27/2012
33	33	DDR3 ALIASES AND BITSWAPS	D8_MLB	08/27/2012
34	34	DDR3/FRAMEBUF VREF MARGINING	D8_MLB	08/27/2012
35	35	AIRPORT/BT	D8_MLB	08/27/2012
36	36	Thunderbolt Host (1 of 2)	D8_MLB	08/27/2012
37	37	Thunderbolt Host (2 of 2)	D8_MLB	08/27/2012
38	38	Thunderbolt Power Support	D8_MLB	08/27/2012
39	39	ETHERNET PHY (CAESAR IV+)	D8_MLB	08/27/2012
40	40	Ethernet Support & Connector	D8_MLB	08/27/2012
41	41	SD READER CONNECTOR	D8_MLB	08/27/2012
42	42	Camera Controller	D8_MLB	08/27/2012
43	43	Camera Controller Support	D8_MLB	08/27/2012
44	45	SATA Connectors	D8_MLB	08/27/2012
45	46	EXTERNAL USB PORTS A & B	D8_MLB	08/27/2012
46	47	EXTERNAL USB PORTS C & D	D8_MLB	08/27/2012
47	49	SMC	D8_MLB	08/27/2012
48	50	SMC Support	D8_MLB	08/27/2012
49	51	SPI and Debug Connector	D8_MLB	08/27/2012
50	52	SMBus Connections	D8_MLB	08/27/2012
51	53	I and V Sense 1	D8_MLB	08/27/2012
52	54	HDD/SSD Temp Sense	D8_MLB	08/27/2012
53	55	Temperature Sensors	D8_MLB	08/27/2012
54	56	System Fan	D8_MLB	08/27/2012
55	59	I and V Sense 2	D8_MLB	08/27/2012
56	61	AUDIO: CODEC/REGULATORS	D8_MLB	08/27/2012
57	62	AUDIO: HEADPHONE AMP	D8_MLB	08/27/2012
58	63	AUDIO: LEFT SPKR AMP	D8_MLB	08/27/2012
59	64	AUDIO: RIGHT SPKR AMP	D8_MLB	08/27/2012
60	65	AUDIO: Jack, Mikey, CHS Switch	D8_MLB	08/27/2012
61	66	Audio: Spkr/Mic Conn.	D8_MLB	08/27/2012
62	67	AUDIO: Detects/Grounding	D8_MLB	08/27/2012

Page	(.csa)	Contents	Sync	Date
63	68	AUDIO: Speaker ID	D8_MLB	08/27/2012
64	69	PM Regulator Enables	D8_MLB	08/27/2012
65	70	PM Power Good	D8_MLB	08/27/2012
66	71	VReg CPU Core/AXG Cntl	D8_MLB	08/27/2012
67	72	VReg CPU Core Phases	D8_MLB	08/27/2012
68	73	VReg CPU AXG Phases	D8_MLB	08/27/2012
69	74	VReg CPU 1.05V S0	D8_MLB	08/27/2012
70	75	VReg CPU VccSA S0	D8_MLB	08/27/2012
71	76	VReg 3.3V S5/SV S4	D8_MLB	08/27/2012
72	77	VReg VDDQ and 1.8V S0	D8_MLB	08/27/2012
73	78	VREG 3.42V G3HOT	D8_MLB	08/27/2012
74	79	FET-Controlled S0 and S4	D8_MLB	08/27/2012
75	92	Internal DP MUXing	D8_MLB	08/27/2012
76	93	TBT DDC Crossbar	D8_MLB	08/27/2012
77	94	Thunderbolt Connector A	D8_MLB	08/27/2012
78	95	Internal DP Support	D8_MLB	08/27/2012
79	96	Thunderbolt Connector B	D8_MLB	08/27/2012
80	97	Backlight Controller MCU	D8_MLB	08/27/2012
81	98	Backlight LED Driver	D8_MLB	08/27/2012
82	99	Backlight Controller	D8_MLB	08/27/2012
83	100	KEPLER PCI-E	D8_YAN	04/09/2012
84	101	KEPLER FRAME BUFFER A/B	D8_YAN	04/09/2012
85	102	KEPLER FRAME BUFFER C/D	D8_YAN	04/09/2012
86	103	GDDR5 Frame Buffer A	D8_YAN	04/09/2012
87	104	GDDR5 Frame Buffer B	D8_YAN	04/09/2012
88	105	GDDR5 FRAME BUFFER C	D8_YAN	04/09/2012
89	106	GDDR5 FRAME BUFFER D	D8_YAN	04/09/2012
90	107	KEPLER EDP/DP/GPIO	D8_YAN	04/09/2012
91	108	KEPLER GPIO/STRAPPING	D8_YAN	07/27/2012
92	109	KEPLER MISC	D8_YAN	04/09/2012
93	111	KEPLER CORE POWER	D8_YAN	04/09/2012
94	112	KEPLER FBVDD/Q POWER	D8_YAN	04/09/2012
95	113	KEPLER PEX PWR/GNDS	D8_YAN	08/27/2012
96	114	VReg GPU Core Phases	D8_MLB	08/27/2012
97	115	VReg GPU Core Phases	D8_MLB	08/27/2012
98	116	VREG GPU CORE PHASE 4	D8_MLB	08/27/2012
99	117	GPU VDDQ AND 1V05 GPU/PCH/TBT VREGS	D8_MLB	08/27/2012
100	120	D8 RULE DEFINITIONS	D8_MLB	08/27/2012
101	121	DDR3 Constraints	D8_MLB	08/27/2012
102	122	CPU PCIE Constraints	D8_MLB	02/06/2012
103	123	CPU MISC/DMI/FDI/XDP Constraints	D8_MLB	08/27/2012
104	124	SATA/FDI/XDP Constraints	D8_MLB	08/27/2012
105	125	PCH and BR Constraints	D8_MLB	08/27/2012
106	126	USB/Camera Constraints	D8_MLB	08/27/2012
107	127	SMBus/Sensor Constraints	D8_MLB	08/27/2012
108	128	VReg Constraints	D8_MLB	08/27/2012
109	129	CPU VReg Constraints	D8_MLB	08/27/2012
110	130	Platform VReg Constraints	D8_MLB	08/27/2012
111	131	TBT/DP Constraints	D8_MLB	08/27/2012
112	132	GDDR5/GPU Constraints	D8_MLB	01/11/2012
113	133	GDDR5 FB C/D CONSTRAINTS	D8_MLB	12/20/2011
114	134	BLC Constraints	D8_MLB	08/27/2012
115	135	GPU VREG CONSTRAINTS	D8_MLB	08/27/2012
116	136	ETHERNET/SD CONSTRAINTS	D8_MLB	08/27/2012
117	138	AUTO-CONSTRAINTS 1	D8_MARK	06/20/2012
118	139	AUTO-CONSTRAINTS 2	D8_MARK	06/20/2012
119	140	AUTO-CONSTRAINTS 3	D8_MARK	06/20/2012
120	141	AUTO-CONSTRAINTS 4	D8_MARK	06/20/2012
121	142	AUTO-CONSTRAINTS 5	D8_MARK	06/20/2012
122	143	AUTO-CONSTRAINTS 6	D8_MARK	06/20/2012
123	144	AUTO-CONSTRAINTS 7	D8_MARK	06/20/2012

DRAWING
TITLE=K72
ABBREV=DRAWING
LAST_MODIFIED=Mon Aug 27 13:33:38 2012

DRAWING TITLE			
SCH,D8,MLB ULTIMATE			
 Apple Inc.	DRAWING NUMBER	051-9505	SIZE D
	REVISION	8.0.0	
	BRANCH	prefsb	
	PAGE	1 OF 144	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVING			SHEET 1 OF 123

1


D


C

B

A

PATH: KISMET > K70/72 > BLOCK DIAGRAMS > K72 BLOCK DIAGRAM

PAGE TITLE			
System Block Diagram			
	Apple Inc.	DRAWING NUMBER	051-9505
		SIZE	D
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	2 OF 144
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	2 OF 123
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

C

B

A

www.qdzbwx.com

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3662	PCBA,MLB,ULTIMATE,3.4G,GTX,SAM,2GB,D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GTX,FB:2G_SAMSUNG,EEEE:F0V5
639-3950	PCBA,MLB,ULTIMATE,3.2G,GTX,SAM,2GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GTX,FB:2G_SAMSUNG,EEEE:F49R
639-3560	PCBA,MLB,ULTIMATE,3.4G,GT,SAM,1GB,D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GT,FB:1G_SAMSUNG,EEEE:DYW3
639-3949	PCBA,MLB,ULTIMATE,3.2G,GT,SAM,1GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GT,FB:1G_SAMSUNG,EEEE:F49P
639-4087	PCBA,MLB,ULTIMATE,3.4G,GTX,HYN,2GB,D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GTX,FB:2G_HYNIX,EEEE:F64W
639-4091	PCBA,MLB,ULTIMATE,3.2G,GTX,HYN,2GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GTX,FB:2G_HYNIX,EEEE:F652
639-4086	PCBA,MLB,ULTIMATE,3.4G,GT,HYN,1GB,D8	D8_COMMON,D8,CPU:4C_3P4GHZ,GPU:104GT,FB:1G_HYNIX,EEEE:F64V
639-4090	PCBA,MLB,ULTIMATE,3.2G,GT,HYN,1GB,D8	D8_COMMON,D8,CPU:4C_3P2GHZ,GPU:104GT,FB:1G_HYNIX,EEEE:F651
085-4435	PCBA,MLB,DEV,D8,ULTIMATE	DEVELOPMENT,D8_DEVEL

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7896	1	LABEL,MLB,2D	EEEE_DYW3	CRITICAL	EEEE:DYW3
825-7896	1	LABEL,MLB,2D	EEEE_F0V5	CRITICAL	EEEE:F0V5
825-7896	1	LABEL,MLB,2D	EEEE_F49P	CRITICAL	EEEE:F49P
825-7896	1	LABEL,MLB,2D	EEEE_F49R	CRITICAL	EEEE:F49R
825-7896	1	LABEL,MLB,2D	EEEE_F4MW	CRITICAL	EEEE:F4MW
825-7896	1	LABEL,MLB,2D	EEEE_F4TY	CRITICAL	EEEE:F4TY
825-7896	1	LABEL,MLB,2D	EEEE_F64W	CRITICAL	EEEE:F64W
825-7896	1	LABEL,MLB,2D	EEEE_F652	CRITICAL	EEEE:F652
825-7896	1	LABEL,MLB,2D	EEEE_F64V	CRITICAL	EEEE:F64V
825-7896	1	LABEL,MLB,2D	EEEE_F651	CRITICAL	EEEE:F651

BOM Groups

BOM GROUP	BOM OPTIONS
D8_COMMON	COMMON,ALTERNATE,D8_COMMON1,D8_PROGPARTS,D8_PRODUCTION
D8_COMMON1	XDP,RSMRST:GATE,SPEAKERID,VREF:CPU,TBTHV:P12V
D8_PROGPARTS	SMC:PROG,BOOTROM:PROG,TBTROM:PROG,CIVROM:PROG,CAMROM:PROG,BLCMCU:PROG
D8_DEVEL	XDP_CONN,LPCPLUS,VREFMRGN:EXT,DEVEL_AUDIO,TEMPSNSDEV
D8_PRODUCTION	VREFMRGN:N,PRODUCTION

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4356	1	IVB,SROTS,PRQ,N1,3.2,77W,4+1,1.1,6M,LGA	CPU	CRITICAL	CPU:4C_3P2GHZ
337S4247	1	IVB,BROPK,PRQ,E1,3.4,77W,4+2,1.15,6M,LG	CPU	CRITICAL	CPU:4C_3P4GHZ

ASICs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4277	1	IC,PANTHER POINT,C1,SLIC7,PRQ,B082277	U1800	CRITICAL	
338S1113	1	IC,TSP,CR-4C,E1,PRQ,288 PCBGA,12X128H	U3600	CRITICAL	
343S0616	1	IC,BCM57766A1,ENETS&SD,8X8	U3900	CRITICAL	
337S4333	1	IC,GPU,NV GK104 7-4-PS-A2	UA000	CRITICAL	GPU:104GT
337S4333	1	IC,GPU,NV GK104 7-4-PS-A2	UA000	CRITICAL	GPU:104GT2
337S4332	1	IC,GPU,NV GK104 8-4-PS-A2,	UA000	CRITICAL	GPU:104GTX

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3672	1	IC,EEPROM,CR,V14.1 (B1),D8	U3690	CRITICAL	TBTROM:PROG
335S0865	1	IC,EEPROM,SERIAL,8KB,MLP8	U3690	CRITICAL	TBTROM:BLANK
341S3673	1	IC,PROGRMD,EFI ROM,V00PC,D7/D8	U5110	CRITICAL	BOOTROM:PROG
335S0807	1	IC,64 MBIT SPI SERIAL FLASH	U5110	CRITICAL	BOOTROM:BLANK
341S3394	1	IC,PROGRMD,SMC,A3,V2.2A32,D8	U4900	CRITICAL	SMC:PROG
338S1098	1	IC,SMC,LX4FS1AH5RBCIGA3	U4900	CRITICAL	SMC:BLANK
341S3675	1	IC,CAMERA FLASH,V7228,D7/D8	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK
341S3645	1	IC,ENET 1MBIT, SPI,ROM, V1.13 D8	U3990	CRITICAL	CIVROM:PROG
335S0862	1	IC,SERIAL FLASH,2MBIT, 2.7V, REF F	U3990	CRITICAL	CIVROM:BLANK
341S3674	1	IC,BLC,MCU, PREPROGRAMMED, V0264, D8	U9700	CRITICAL	BLCMCU:PROG
337S3978	1	IC,BLC MCU LPC2132FD64/01, LQFP64	U9700	CRITICAL	BLCMCU:BLANK

CPU SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0073	1	SOCKET,MOLEX,LGA1155,CPU-LF	U1000	CRITICAL	

CPU SOCKET ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0071	511S0073		ALL	TYCO SOCKET
511S0072	511S0073		ALL	FOXCONN SOCKET

D8 SCHEMATIC / PCB #'S

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9505	1	SCH,MLB,D8,ULTIMATE	SCH1	CRITICAL	D8
820-3299	1	PCBF,MLB,D8,ULTIMATE	PCB1	CRITICAL	D8

D8 ALTERNATES


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0147	377S0126		ALL	USB diodes
157S0084	157S0058		ALL	Enet Magnetics
341S3644	341S3645		U3990	CIVROM
376S0975	376S1081		ALL	P/NCH DUAL FET
128S0365	128S0368		ALL	150UF CAPS BLK
138S0803	138S0804		ALL	2.2UF CAPS SOFT
102S0880	102S0879		ALL	0.010 OHM,1%,1206

VRAM Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0619	4	IC,SGRAM,GDDR5,32MX32,1.5GHZ,G-DIE,HP	UA300,UA350,UA400,UA450	CRITICAL	FB:1G_SAMSUNG
333S0619	4	IC,SGRAM,GDDR5,32MX32,1.5GHZ,G-DIE,HP	UA500,UA550,UA600,UA650	CRITICAL	FB:1G_SAMSUNG
333S0620	4	IC,GDDR5,32MX32,1.5GHZ,VEGA 440M,B-DIE	UA300,UA350,UA400,UA450	CRITICAL	FB:1G_HYNIX
333S0620	4	IC,GDDR5,32MX32,1.5GHZ,VEGA 440M,B-DIE	UA500,UA550,UA600,UA650	CRITICAL	FB:1G_HYNIX
333S0631	4	IC,SGRAM,GDDR5,64MX32,D-DIE	UA300,UA350,UA400,UA450	CRITICAL	FB:2G_SAMSUNG
333S0631	4	IC,SGRAM,GDDR5,64MX32,D-DIE	UA500,UA550,UA600,UA650	CRITICAL	FB:2G_SAMSUNG
333S0630	4	IC,GDDR5,64MX32,A-DIE	UA300,UA350,UA400,UA450	CRITICAL	FB:2G_HYNIX
333S0630	4	IC,GDDR5,64MX32,A-DIE	UA500,UA550,UA600,UA650	CRITICAL	FB:2G_HYNIX

ALTERNATE: 335S0812

ALTERNATE: 335S0854

SYNC MASTER=D8_MLB_ULTIMATE		SYNC DATE=06/15/2012	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	4 OF 144
		SHEET	4 OF 123


D

C


B

A


LED GND ISOLATION SWITCH




S5 LED




S4 (SLEEP) LED




MEM 1V5_S3 LED




SLP_S3 LED




GPU VCORE LED




GPU FBVDD LED




PCH/GPU 1V05 LED




CPU 1V05_S0 LED




CPU AXG LED




CPU VCORE LED




ALL_SYS_PWRGD LED




GPU_GOOD LED




VIDEO_ON LED





BLC_EN LED




SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
DEBUG LEDS			
 Apple Inc.		DRAWING NUMBER	051-9505
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	5 OF 144
		SHEET	5 OF 123








SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
Holes/PD parts			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9505		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	8.0.0		
	BRANCH		
	prefsb		
	PAGE		
	7 OF 144		
	SHEET		
	7 OF 123		


8	7	6	5	4	3	2	1		
CPU Reserved		PCH PCIE		PCH Unused Display		PCH SATA		PCH Test Points	
10 TP CPU RSVD<16..1> == NC CPU RSVD<16..1> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP PCIE1 D2RN == NC PCIE1 D2RN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP CRT IG RED == NC CRT IG RED MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA C R2D CN == NC SATA C R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP1 == NC PCH TP1 MAKE_BASE=TRUE NO_TEST=TRUE	
10 TP CPU RSVD<46..19> == NC CPU RSVD<46..19> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP PCIE1 D2RP == NC PCIE1 D2RPX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP CRT IG GREEN == NC CRT IG GREEN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA C R2D CP == NC SATA C R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP2 == NC PCH TP2 MAKE_BASE=TRUE NO_TEST=TRUE	
10 CPU CFG<15..12> == TP CPU CFG<15..12> MAKE_BASE=TRUE		10 TP PCIE1 R2D CN == NC PCIE1 R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP CRT IG BLUE == NC CRT IG BLUE MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA C D2RN == NC SATA C D2RN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP3 == NC PCH TP3 MAKE_BASE=TRUE NO_TEST=TRUE	
CPU Memory		10 TP PCIE1 R2D CP == NC PCIE1 R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP CRT IG HSYNC == NC CRT IG HSYNC MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA C D2RP == NC SATA C D2RPX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP4 == NC PCH TP4 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP MEM A DO CB<7..0> == NC MEM A DO CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP PCIE2 D2RN == NC PCIE2 D2RN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP CRT IG VSYNC == NC CRT IG VSYNC MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA D R2D CN == NC SATA D R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP5 == NC PCH TP5 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP MEM A DOS N<8> == NC MEM A DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP PCIE2 D2RP == NC PCIE2 D2RPX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP CRT IG DDC CLK == NC CRT IG DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA D R2D CP == NC SATA D R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP6 == NC PCH TP6 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP MEM A DOS P<8> == NC MEM A DOSPX<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP PCIE2 R2D CN == NC PCIE2 R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP CRT IG DDC DATA == NC CRT IG DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA D D2RN == NC SATA D D2RN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP7 == NC PCH TP7 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP MEM B DO CB<7..0> == NC MEM B DO CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP PCIE2 R2D CP == NC PCIE2 R2D PNX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP IG B MLN<3..0> == NC DP IG B MLNX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA D D2RP == NC SATA D D2RPX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP8 == NC PCH TP8 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP MEM B DOS N<8> == NC MEM B DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 DMI MIDBUS CLK100M N == NC DMI MIDBUS CLK100NX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP IG B MLP<3..0> == NC DP IG B MLPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA E R2D CN == NC SATA E R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP9 == NC PCH TP9 MAKE_BASE=TRUE NO_TEST=TRUE	
12 TP MEM B DOS P<8> == NC MEM B DOSPX<8> MAKE_BASE=TRUE NO_TEST=TRUE		10 DMI MIDBUS CLK100M P == NC DMI MIDBUS CLK100PX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP IG B AUX N == NC DP IG B AUXN MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA E R2D CP == NC SATA E R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP10 == NC PCH TP10 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP PCIE CLK100M PE0N == NC PCIE CLK100M PE0NX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP IG B AUX P == NC DP IG B AUXPX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA F R2D CN == NC SATA F R2D CNX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP11 == NC PCH TP11 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP PCIE CLK100M PE0P == NC PCIE CLK100M PE0PX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP IG B HPD == NC DP IG B HPDX MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA F R2D CP == NC SATA F R2D CPX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP12 == NC PCH TP12 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP PCIE CLK100M PE4N == NC PCIE CLK100M PE4NX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP IG B DDC CLK == NC DP IG B DDC CLK MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA F D2RN == NC SATA F D2RN MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP13 == NC PCH TP13 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP PCIE CLK100M PE4P == NC PCIE CLK100M PE4PX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP IG B DDC DATA == NC DP IG B DDC DATA MAKE_BASE=TRUE NO_TEST=TRUE		10 TP SATA F D2RP == NC SATA F D2RPX MAKE_BASE=TRUE NO_TEST=TRUE		21 TP PCH TP14 == NC PCH TP14 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP PCIE CLK100M PE5N == NC PCIE CLK100M PE5NX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP IG C HPD == NC DP IG C HPDX MAKE_BASE=TRUE NO_TEST=TRUE				21 TP PCH TP15 == NC PCH TP15 MAKE_BASE=TRUE NO_TEST=TRUE	
		10 TP PCIE CLK100M PE5P == NC PCIE CLK100M PE5PX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP IG C CTRL CLK == NC DP IG C CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE				21 TP PCH TP16 == NC PCH TP16 MAKE_BASE=TRUE NO_TEST=TRUE	
		21 TP PCIE CLK100M PE6N == NC PCIE CLK100M PE6NX MAKE_BASE=TRUE NO_TEST=TRUE		10 DP IG C CTRL DATA == NC DP IG C CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE				21 TP PCH TP17 == NC PCH TP17 MAKE_BASE=TRUE NO_TEST=TRUE	
		21 TP PCIE CLK100M PE6P == NC PCIE CLK100M PE6PX MAKE_BASE=TRUE NO_TEST=TRUE						21 TP PCH TP18 == NC PCH TP18 MAKE_BASE=TRUE NO_TEST=TRUE	
		21 TP PCIE CLK100M PE7N == NC PCIE CLK100M PE7NX MAKE_BASE=TRUE NO_TEST=TRUE						21 TP PCH TP19 == NC PCH TP19 MAKE_BASE=TRUE NO_TEST=TRUE	
		21 TP PCIE CLK100M PE7P == NC PCIE CLK100M PE7PX MAKE_BASE=TRUE NO_TEST=TRUE						21 TP PCH TP20 == NC PCH TP20 MAKE_BASE=TRUE NO_TEST=TRUE	
10 TP PE TX N<3..0> == NC PE TNX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE				10 DP IG D MLN<3..0> == NC DP IG D MLNX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE					
10 TP PE TX P<3..0> == NC PE TPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE				10 DP IG D MLP<3..0> == NC DP IG D MLPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE					
10 TP PE RX N<3..0> == NC PE RNX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE				10 DP IG D AUXN == NC DP IG D AUXNX MAKE_BASE=TRUE NO_TEST=TRUE					
10 TP PE RX P<3..0> == NC PE RPX<3..0> MAKE_BASE=TRUE NO_TEST=TRUE				10 DP IG D AUXP == NC DP IG D AUXPX MAKE_BASE=TRUE NO_TEST=TRUE					
				10 DP IG D HPD == NC DP IG D HPDX MAKE_BASE=TRUE NO_TEST=TRUE					
				10 DP IG D CTRL CLK == NC DP IG D CTRL CLK MAKE_BASE=TRUE NO_TEST=TRUE					
				10 DP IG D CTRL DATA == NC DP IG D CTRL DATA MAKE_BASE=TRUE NO_TEST=TRUE					





SYNC_MASTER=D8_MLB		SYNC_DATE=08/27/2012	
PAGE TITLE			
Signal Aliases			
 Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	9 OF 144
		SHEET	9 OF 123












SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
CPU GROUND			
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	14 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	14 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




CPU VCORE DECOUPLING

14x 22UF,0805 INTEL RECOMMENDATION 18X 22UF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT_NOTE (C1600-C1613):

REPLACED WITH 603 PER RDAR://10700439

=PPVCORE_S0_CPU




BULK CAPS ON CPU VREG PAGE 72

CPU VCCIO DECOUPLING


8X 22UF 0805, 6X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805,16X 0805 placeholders

PLACEMENT_NOTE (C1650-C1657):




PLACEMENT_NOTE (C1660-C1665):


Place at edge of socket.



BULK CAPS ON CPU VREG PAGE 74




Memory (CPU VCCDDR) DECOUPLING



PLL (CPU VCCSFR) DECOUPLING


2x 47uF, 1x 22UF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805



BULK CAPS ON VTT REG PAGE 77


10x 10UF and 10x 1UF CAPACITORS

Place inside socket cavity




CPU VCCSA DECOUPLING


2x 10uF 0603. INTEL RECOMMENDATION 2X 10uF 0805




Bulk decoupling is on VCCSA reg page 75

PAGE TITLE		SYNC DATE=08/27/2012	
CPU NON-GFX DECOUPLING		DRAWING NUMBER	051-9505
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	16 OF 144
		SHEET	16 OF 123























System 25MHz Clock Generator




RTC Power Sources




PCH RTC Crystal



Clock series termination





Platform Reset Connections



Reset Button

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE		CHIPSET SUPPORT	
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	26 OF 144
		SHEET	26 OF 123
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
USB 2.0 HUB (BT/SMC)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9505		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	8.0.0		
	BRANCH		
	prefsb		
	PAGE		
	27 OF 144		
	SHEET		
	27 OF 123		

MEM_RESET_L Generator


The circuits below handle MEMVTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behaviour of signals.

WHEN HIGH: MEM_RESET_L NOT ISOLATED.

WHEN LOW: MEM_RESET_L IS ISOLATED.

MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L (Block CPU from driving MEM_RESET_L in S3)




MEMVTT_EN Generator

rdar://11117167

Enables MEMVTT when PCH drives CPU PWRGD.


CPU does not drive MEM_CKE until VCCORE activated but CPU 1V5 (VDDQ) leaks into it. Clamping MEMVTT will keep the MEM_CKE low until CPU actively controls it. MEMVTT Clamp actively holds MEMVTT rail low until MEMVTT is enabled.

MEMVTT_EN = CPU_PWRGD * PM_SLP_S3_L (VTT is enabled when PCH tells CPU to enable VCCORE)




1V5 S0 "PGOOD" for CPU

With optional delay from 1V5 S0 PGOOD



MEMVTT Clamp

Ensures CKE signals are held low in S3 and in S0 before CPU PWRGD




Step	ISOLATE_CPU_MEM_L	PM_SLP_S3_L	CPU_PWRGD	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1
2	0	1	1	1	1	1
3	0	0	0	X	1	0
4	0	0	0	X	1	0
to	5	0	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.


NOTE: On a S5->S0 transition, ISOLATE_CPU_MEM_L will default low.


Rails will power-up as if from S3, but MEM_RESET_L now needs to be asserted in S0. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE		CPU Memory S3 Support	
DRAWING NUMBER		051-9505	SIZE D
REVISION		8.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		prefsb	PAGE
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		28 OF 144	SHEET
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		28 OF 123	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





www.qdzbx.com






SYNC MASTER=DB MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
AIRPORT/BT			
 <div style="display: inline-block; vertical-align: middle; margin-left: 10px;"> Apple Inc. </div>	DRAWING NUMBER	SIZE	
	051-9505	D	
	REVISION		
	8.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		35 OF 144	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		35 OF 123	





SYNC MASTER=DS MLB		SYNC DATE=08/27/2012	
PAGE 11145			
Thunderbolt Host (2 of 2)			
 Apple Inc.	DRAWING NUMBER	051-9505	SIZE
	REVISION	8.0.0	D
	NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	prefsb
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	37 OF 144
I NOT TO REPRODUCE OR COPY IT		SHEET	37 OF 123
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
ALL RIGHTS RESERVED			

Power aliases required by this page:

- =PPVIN_SW_TBTBST	(8-13V Boost Input)
- =PP15V_TBT_REG	(15V Boost Output)
- =PP3V3_TBT_P3V3TBTFFET	(3.3V FET Input)
- =PP3V3_TBT_FET	(3.3V FET Output)
- =PP3V3_S0_TBT_PWRCTRL	
- =PP1V05_TBT_P1V05TBTFFET	(1.05V FET Input)
- =PP1V05_TBT_FET	(1.05V FET Output)

Signal aliases required by this page:

- =TBT_CLKREQ_L
- =TBT_RESET_L

BOM options provided by this page:

TBTBST:Y - Stuffs 15V boost circuitry.

The schematic diagram illustrates the internal circuitry of the TBT module, featuring two primary integrated circuits: the Q3840 (SSM3K15AMFVAPE) and the U3800 (SLG4AP016V).

Q3840 (SSM3K15AMFVAPE): This is a 3.3V LVTTL buffer. It is configured with VDD connected to a 3.3V supply (PP3V3_S0_TBTWRECTL) and GND connected to ground. The output of the Q3840 is connected to the TBT EN LC PWR signal (pin 36).

U3800 (SLG4AP016V): This is a 3.3V LVTTL buffer. It is configured with VDD connected to a 3.3V supply (PP3V3_TBTLC_RTR) and GND connected to ground. The output of the U3800 is connected to the TBT EN LC ISOL signal (pin 122).

Signal Connections:

- TBT EN LC PWR:** Connected to pin 36 of the Q3840.
- TBT RESET L:** Connected to pin 26 of the Q3840.
- TBT CLKREQ L:** Connected to pin 122 of the Q3840.
- TBT EN LC ISOL:** Connected to pin 122 of the U3800.
- TBT PCIE RESET L:** Connected to pin 6 of the U3800.
- TBT CLKREQ L:** Connected to pin 7 of the U3800.
- TBT CLKREQ ISOL L:** Connected to pin 122 of the U3800.

Internal Components:


- Resistors:** R3840 (10K) and R3807 (100K) are used for pull-up/pull-down purposes.
- Capacitors:** C3800 (0.1uF) is used for decoupling.
- Diodes:** A diode is connected between the TBT EN LC PWR and TBT EN LC ISOL signals.

Notes:

- The TBT EN LC PWR signal is provided by the SB page.
- The TBT EN LC ISOL signal is provided by the SB page.
- The TBT PCIE RESET L signal has a delay of 60 ms +/- 20%.
- The TBT CLKREQ L signal is provided by the SB page.
- The TBT CLKREQ ISOL L signal is provided by the SB page.

[illegible][illegible]

Intel investigating whether RC is sufficient.



h

Typ

Max

38 6 =PP1V05_G0_P1V05/TBTFT

50 38 37 36 15 6 =PP3V3_TBTLIC_RTR

R3820¹

100K

5% 1/5W MF-LP 402 2

12V

TBT_EN_CIO_PWR

Q3825

SSM6N37FEAPE

NOT563

2

G

S

1

C3820

1

1uF

10% 6.3V CERM 402

2

1.05V TBT "CIO" Switch

U3820

TPS22920

CSP

A2

B2

C2

VIN

A1

B1

C1

VOUT

CRITICAL

GND

=PP1V05_TBTCIO_FET


Max Current = 4A (85C)


6

Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max


122 36

TBT_EN_CIO_PWR_L


SYNCH MASTER=D8 MLB		SYNCH DATE=08/27/2012	
PAGE TITLE			
Thunderbolt Power Support			
 Apple Inc.	DRAWING NUMBER	051-9505	SIZE
	REVISION	8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. NOT TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED	BRANCH	prefsb	
	PAGE	38 OF 144	
	SHEET	38 OF 123	




CAESAR IV WAKE# ISOLATION




ENET Enable Generation







CAESAR IV ACTIVITY LED





CAESAR IV 1.2V INT.VR CMPTS




Feedback loop




SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
Ethernet Support & Connector		DRAWING NUMBER	051-9505
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	40 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





SYNC MASTER=DB MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
SD READER CONNECTOR			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9505		D
	REVISION		
	8.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		prefsb	
		PAGE	
		41 OF 144	
		SHEET	
		41 OF 123	





CAMERA/ALS/DMIC CONNECTOR




SERIAL FLASH




SYNCH MASTER-D8 MLB		SYNCH DATE=08/27/2012	
PAGE TITLE			
Camera Controller			
	DRAWING NUMBER		SIZE
	051-9505		D
	REVISION		
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			
BRANCH		prefs	
PAGE		42 OF 144	
SHEET		42 OF 123	




HDD DATA




HDD POWER





GUMSTICK2





SATA Activity LED






SYNC MASTER=DB MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
SATA Connectors			
 Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	45 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






SYNC MASTER=D8 MLE		SYNC DATE=08/27/2012	
PAGE TITLE			
EXTERNAL USB PORTS C & D			
 Apple Inc.		DRAWING NUMBER	D8026
		051-9505	D
		REVISION	8.0.0
		BRANCH	prefsb
NOTICE OF PROPRIETARY PROPERTY:		PAGE	47 OF 144
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		SHEET	46 OF 123
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








The schematic diagram illustrates the SPI interface connections between the processor and the RDAR module. The processor side (left) shows signals: SPI CS0 R L, SPI CLK R, SPI MOSI R, SPI MISO, SPI ALT MISO, SPI ALT MOSI, SPI ALT CLK, and SPI ALT CS L. The RDAR module side (right) shows signals: SPI CS0 L, SPI CLK, SPI MOSI, SPI MISO, SPI ALT MISO, SPI ALT MOSI, SPI ALT CLK, and SPI ALT CS L. Pull-up resistors R5120 through R5130 are connected to the processor signals. The diagram also includes placement notes for these resistors, such as "PLACE_NEAR=U1800.AT5:5mm" for R5120 and "PLACE_NEAR=U5100.11:5mm" for R5126. The RDAR module is identified as "RDAR://11".


RDAR://11158919 D8:DETERMINE VALUE AND STUFF SERIES R FOR SPI BUS


SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE 1 of 1			
SPI and Debug Connector			
 Apple Inc.		DRAWING NUMBER	051-9505
		SIZE	D
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	51 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT		SHEET	49 OF 123
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
SMBus Connections			
	Apple Inc.		DRAWING NUMBER
			051-9505
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	52 OF 144
		SHEET	50 OF 123






SYNCHMASTER-D8-MLB		SYNCHDATE=98/27/2012	
PAGE TITLE			
HDD/SSD Temp Sense			
	Apple Inc.		DRAWING NUMBER 051-9505
			SIZE D
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		prefbsb PAGE 54 OF 144 SHEET 52 OF 123	


Temperature Sensor T2 EMC1428: Near GPU VR

SNS T2: TEMP SENSOR IC


GPU Proximity




Ambient




BLC Proximity




SO-DIMM Proximity 1




SO-DIMM Proximity 2



SO-DIMM Proximity 3



SO-DIMM Proximity 4



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode

GPU Prox (TG0p)

TSNS 2 1 P
TSNS 2 1 N

Ambient (TA0p)

TSNS 2 2 P
TSNS 2 2 N

SoDIMM Prox 1 (TM0p)

TSNS 2 4 P
TSNS 2 4 N

SoDIMM Prox 3 (TM2p)

TSNS 2 6 P
TSNS 2 6 N

SoDIMM Prox 4 (TM3p)

TSNS 2 7 N
TSNS 2 7 P

SoDIMM Prox 2 (TM1p)

TSNS 2 5 N
TSNS 2 5 P

BLC PROX (Tb0p)


TSNS 2 3 N
TSNS 2 3 P

EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93


Temperature Sensor T1 EMC1414: Near PSU Conn

Temperature Sensor T3: LCD Remote Sensor (Dev4Now)




Skin



CPU Proximity



AC/DC via connector to diode inside PSU



SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE		Temperature Sensors	
Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
		PAGE	55 OF 144
		SHEET	53 OF 123


SMC Fan 0 (System)

Note:

The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q5610 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q5610 is at common and the SMC sinks current when Q5610 is on.




This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.


Otherwise, this is simply a pass-FET. See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).




SMC Fan 1 (Unused)







PAGE TITLE		SYNC DATE=08/27/2012	
AUDIO: CODEC/REGULATORS		DRAWING NUMBER	051-9505
Apple Inc.		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	61 OF 144
		SHEET	56 OF 123







MIKEY RECEIVER CKT

WRITE: 0X72 READ: 0X73 APN 353S3231

I2C ADDRESSES

MIKEY	U6551	READ	0111 0011	0X73
MIKEY	U6551	WRITE	0111 0010	0X72

D

C

B


A

D



C

B


A






APPLE P/N 518S0687





AUDIO: Jack, Mikey, CHS Switch	
Apple Inc.	DRAWING NUMBER 051-9505 SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 8.0.0 BRANCH prefsb PAGE 65 OF 144 SHEET 60 OF 123




IPHS HS Detect Debounce CKT



LI Insert Detect (DETECT A)



SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
AUDIO: Detects/Grounding			
 Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 144
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	62 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A

D

C

B

A

CODEC OUTPUT SIGNAL PATHS						
FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	MAC SHDN	WIN SHDN	DET ASSIGNMENT
HP/LINE OUT	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	GPIO_2	0X0A (DET D)
PRIMARY SPKRS (WFR)	0X04 (4)	0X04 (4)	0X0B (11)	MICBIAS	GPIO_3	N/A
SECONDARY SPKRS (TWT)	0X03 (3)	0X03 (3)	0X0A (10,V24)	MICBIAS	N/A	N/A
SPDIF OUT	N/A	0X08 (8)	0x10 (16)	N/A	N/A	0X0D (DET B)

CODEC INPUT SIGNAL PATHS					
FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT	
SPDIF IN	0X07 (7)	0x0F (15)	N/A	0X09 (DET A)	
INTERNAL MIC ARRAY	0X05 (5)	0X0E (14,LEFT & RIGHT)	N/A	N/A	
EXTERNAL MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	PANTHER POINT GPIO 16	PANTHER POINT GPIO 5 (RCVR INT)	PANTHER POINT GPIO 3 (PERIPH DET)

OTHER DETECT				
FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
MULTIPLE SPKR VENDORS	N/A	N/A	N/A	0X0C (DET C)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	0.1 MM	?
SPKROUT	*	0.2 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
SPKROUTDIFF	*	SPKROUTDIFF


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIODIFF	*	Y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
SPKROUTDIFF	*	Y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
R6810	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L01_E_P 56 57 58
R6811	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L01_E_N 56 57 58
R6812	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L01_E_C_P 57
R6813	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L01_E_C_N 57
R6814	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L01_E_P 56 57 59
R6815	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L01_E_N 56 57 59
R6816	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L01_E_C_P 57
R6817	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L01_E_C_N 57
R6818	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L02_E_P 56 58
R6819	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L02_E_N 56 58
R6820	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L02_E_P 56 59
R6821	AUDIO_DIFFPAIR	AUDIODIFF	AUD_L02_E_N 56 59
R6822	AUDIO_DIFFPAIR	AUDIODIFF	AUD_RAMP_L1INC_P 59
R6823	AUDIO_DIFFPAIR	AUDIODIFF	AUD_RAMP_L1INC_N 59
R6824	AUDIO_DIFFPAIR	AUDIODIFF	AUD_RAMP_R1INC_P 59
R6825	AUDIO_DIFFPAIR	AUDIODIFF	AUD_RAMP_R1INC_N 59
R6826	AUDIO_DIFFPAIR	AUDIODIFF	AUD_RAMP_L1N_P 59
R6827	AUDIO_DIFFPAIR	AUDIODIFF	AUD_RAMP_L1N_N 59
R6828	AUDIO_DIFFPAIR	AUDIODIFF	AUD_RAMP_R1N_P 59
R6829	AUDIO_DIFFPAIR	AUDIODIFF	AUD_RAMP_R1N_N 59
R6830	AUDIO_DIFFPAIR	AUDIODIFF	AUD_LAMP_L1INC_P 58
R6831	AUDIO_DIFFPAIR	AUDIODIFF	AUD_LAMP_L1INC_N 58
R6832	AUDIO_DIFFPAIR	AUDIODIFF	AUD_LAMP_R1INC_P 58
R6833	AUDIO_DIFFPAIR	AUDIODIFF	AUD_LAMP_R1INC_N 58
R6834	AUDIO_DIFFPAIR	AUDIODIFF	AUD_LAMP_L1N_P 58
R6835	AUDIO_DIFFPAIR	AUDIODIFF	AUD_LAMP_L1N_N 58
R6836	AUDIO_DIFFPAIR	AUDIODIFF	AUD_LAMP_R1N_P 58
R6837	AUDIO_DIFFPAIR	AUDIODIFF	AUD_LAMP_R1N_N 58


R6838	AUDIO_DIFFPAIR	AUDIODIFF	MAX97220_INL_P 57
R6839	AUDIO_DIFFPAIR	AUDIODIFF	MAX97220_INL_N 57
R6840	AUDIO_DIFFPAIR	AUDIODIFF	MAX97220_INR_P 57
R6841	AUDIO_DIFFPAIR	AUDIODIFF	MAX97220_INR_N 57
R6842	SPKROUT_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_RWFR_OUT_P 59 61
R6843	SPKROUT_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_RWFR_OUT_N 59 61
R6844	SPKROUT_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_SWFT_OUT_P 59 61
R6845	SPKROUT_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_SWFT_OUT_N 59 61
R6846	SPKROUT_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LWFT_OUT_P 58 61
R6847	SPKROUT_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LWFT_OUT_N 58 61
R6848	SPKROUT_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LTWFT_OUT_P 58 61
R6849	SPKROUT_DIFFPAIR	SPKROUTDIFF	AUD_SPKR_LTWFT_OUT_N 58 61

R6850	AUDIO_DIFFPAIR	AUDIODIFF	AUD_MIC_INL_P 56 60
R6851	AUDIO_DIFFPAIR	AUDIODIFF	AUD_MIC_INL_N 56 60
R6852	AUDIO_DIFFPAIR	AUDIODIFF	AUD_HS_MIC_RC_P 60
R6853	AUDIO_DIFFPAIR	AUDIODIFF	AUD_HS_MIC_RC_N 60
R6854	AUDIO_DIFFPAIR	AUDIODIFF	AUD_HS_MIC_P 60
R6855	AUDIO_DIFFPAIR	AUDIODIFF	AUD_HS_MIC_N 60
R6856	AUDIO_DIFFPAIR	AUDIODIFF	AUD_J1_MIC_P 60
R6857	AUDIO_DIFFPAIR	AUDIODIFF	AUD_J1_MIC_N 60

CIRCUIT THEORY OF OPERATION AVAILABLE IN <RDAR://PROBLEM/9776522>



SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
AUDIO: Speaker ID			
 Apple Inc.	DRAWING NUMBER	051-9505	SIZE
	REVISION	8.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	68 OF 144
		SHEET	63 OF 123



D

C


B

A


87654321

Platform Power Good Derive SMC ALL_SYS_PWRGD


The end of the power sequence for S0 rails except CPU CORE.



PGOOD COMPARATORS FOR PP12V_S0



PCH Power Goods



radar://11043352 Need AND Gate to deassert PM_PCH_PWROK to PCH when unexpected power loss happens


Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:
The iMac K70K72 designs does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together


Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading

Primary method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.
SMC de-asserts RSMRST# (PM_DSW_PWRGD) when S5_PWRGD input is asserted and SMC_S5_PWRGD_VIN input is above comparator input level of 1.5 V.
SMC asserts RSMRST# (PM_DSW_PWRGD) when SMC_S5_PWRGD_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.



Secondary method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.
RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
PM Power Good			
 Apple Inc.		DRAWING NUMBER	051-9505
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	70 OF 144
		SHEET	65 OF 123

D


C


B


A


87654321






SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
VReg CPU Core Phases		DRAWING NUMBER	
 Apple Inc.		051-9505	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		8.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		prefsb	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		72 OF 144	
IV ALL RIGHTS RESERVED		SHEET	
		67 OF 123	




SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
VReg CPU AXG Phases			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9505		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		8.0.0	
		BRANCH	prefsb
		PAGE	73 OF 144
		SHEET	68 OF 123

CPU VccIO (1.05V) S0 Regulator


Max avg current: 8.10 A (BUDGET)
Max peak current: 8.50 A (BUDGET)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 kHz




SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012				
PAGE TITLE						
VReg CPU 1.05V S0						
	Apple Inc.		DRAWING NUMBER	051-9505	SIZE	D
			REVISION	8.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		prefsb		
		PAGE		74 OF 144		
		SHEET		69 OF 123		

CPU VccSA (0.925V) S0 Regulator

Max avg current: 12.07 A (BUDGET)
Max peak current: 30 A (BUDGET)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 kHz




SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
VReg CPU VccSA S0			
 Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	75 OF 144
		SHEET	70 OF 123

3.3V S5 Regulator

Max avg current: 6 A (design)/ 4.85 A (budget)
Max peak current: ? A (design)/ 6.6 A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: 350 kHz

5V S4 Regulator


Max avg current: 10 A (design)/ 6.08 A (budget)
Max peak current: ? A (design)/ 6.9 A (budget)
OC trip point: ? A (nom)/? A (min)
Switching freq: 350 kHz



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE		VReg 3.3V S5/5V S4	
DRAWING NUMBER		051-9505	SIZE D
REVISION		8.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		prefsb	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 144
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 123
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


VDDQ (1.5V) S3 Regulator

Max avg current: 9.0 A (BUDGET)
Max peak current: 11.3 A (BUDGET)
OC trip point: ? A (nom)/? A (min)
Switching freq: 400 kHz





1.8V S0 Regulator


Max avg current: 0.6 A (BUDGET)
Max peak current: 1.7 A (BUDGET)
OC trip point: ? A (nom)/? A (min)
Switching freq: ? kHz




PAGE TITLE		SYNC DATE=08/27/2012	
VReg VDDQ and 1.8V S0		DRAWING NUMBER	
Apple Inc.		051-9505	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		8.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		prefsb	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		77 OF 144	
		SHEET	
		72 OF 123	



SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
VREG 3.42V G3HOT			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9505		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	8.0.0		
	BRANCH		
	prefsb		
	PAGE		
	78 OF 144		
	SHEET		
	73 OF 123		





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



D

C

BB


B



A




INTERNAL DP (STRAIGHT)





K6X BACKLIGHT CONTROL SUPPORT


guarantee backlight is
only on when Panel has valid video



Backlight Control

U9500 OUTPUT Y2 IS A NON-INVERTED, DELAYED VERSION OF INPUT A
The delay applies only on a L->H transition on A. This guarantees video is valid before the backlight is enabled.
On a H->L transition of A, Y2 follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video
Y1 is simply an inverted version of A, with no delay



SYNCH MASTER=D8 MLE		SYNCH DATE=08/27/2012	
PAGE TITLE			
Internal DP Support			
 Apple Inc.		DRAWING NUMBER	051-9505
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	95 OF 144
		SHEET	78 OF 123

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D




B




C




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---














Page Notes

Power planes required by this page:
- PP3V3_S0_GPU_PWBDDQ
- PP3V3_S0_GPU_PWBDDQ

Signal planes required by this page:
(None)

Net names provided by this page:
(None)

MEM VREFC SWITCH

FB_SW_LEG_C

QA200

SM3K15AMFVAPE

VE5M

GPU_ALT_VREF

MEM VREFD SWITCH

FB_SW_LEG_D

QA201

SM3K15AMFVAPE

VE5M

GPU_ALT_VREF

SYMC PARTS:G8 VAS

PAGE TITLE

KEPLER FRAME BUFFER C/D

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9505

REVISION
8.0.0

BRANCH
prefsb


PAGE
102 OF 144


SHEET
85 OF 123














GPU NVVDD DECOUPLING I (EDP)=95A

Page Notes

Power aliases required by this page:

--UPPERCASE_S0_GPU

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

93 51 6

UA000

BGA

SYM 10 OF 14

VDD_2/2

GK104

GPU

UA000

BGA

SYM 9 OF 14

VDD_1/2

GK104

GPU


PLACE UNDER GPU

PLACE UNDER GPU

PLACE UNDER GPU

PLACE UNDER GPU

PLACE NEAR GPU W/ 35MM FROM GPU CENTER



=PPVCORE_S0_GPU 6 51 93

NOSTUFF

1RB101

100

5V

1/20W

MP

2 201

NOSTUFF

1RB102

100

5V

1/20W

MP

2 201

MIN_LINE_WIDTH=0.41 MM

MIN_RECT_WIDTH=0.10 MM

VOLTAGE=1.0V

VSNS_GPU_VDD

VSNS_GPU_VSS

MIN_LINE_WIDTH=0.41 MM

MIN_RECT_WIDTH=0.10 MM

VOLTAGE=1.0V

96 115

96 115

SYNOPSIS: KEPLER CORE POWER

PAGE TITLE

DRAWING NUMBER 051-9505

REVISION 8.0.0

BRANCH prefsb

PAGE 111 OF 144

SHEET 93 OF 123

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.

THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

Page Notes

Power aliases required by this page:


- «PP1Y16_OPC_F1W00Q

Signal aliases required by this page

(BACCHINI)

ECM options provided by this page:


(BUCUR)











www.qdzbxw.com



SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
VReg GPU Core Phases		DRAWING NUMBER	
 Apple Inc.		051-9505	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	8.0.0
		BRANCH	prefsb
		PAGE	115 OF 144
		SHEET	97 OF 123





SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
GPU VDDQ AND 1V05 GPU/PCH/TBT VREGS			
	Apple Inc.	DRAWING NUMBER	051-9505
		SIZE	D
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	prefsb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	117 OF 144
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	99 OF 123
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D8 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA_TBT	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.185 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	ISL5, ISL8	Y	0.205 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP, BOTTOM	Y	0.220 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.150 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	ISL5, ISL8	Y	0.165 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.130 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	ISL5, ISL8	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP, BOTTOM	Y	0.155 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.115 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	ISL5, ISL8	Y	0.126 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.090 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	ISL5, ISL8	Y	0.100 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	ISL5, ISL8	Y	0.080 MM	0.080 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.171 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM
68_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.085 MM	=STANDARD	0.150 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.136 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.141 MM	0.085 MM	=STANDARD	0.185 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.121 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.109 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.086 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.090 MM	0.085 MM	=STANDARD	0.230 MM	0.1 MM

Compensation Physical Rule Definition

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
COMP_SE	*	Y	0.305 MM	0.105 MM	3 MM	=STANDARD	=STANDARD

NOTE: line width based on 12 mil recommendation
NOTE: neck width based on 4 mil recommendation

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1X_DIELECTRIC	ISL3, ISL10	0.101 MM	?
1X_DIELECTRIC	*	0.076 MM	?

Board Stack-up

FINISHED BOARD THICKNESS: 1.94 MM

-----	Top	Signal	0.5 oz (Cu plated)
=====		Prepreg	0.071 MM
-----	2	Plane	1 oz
=====		Core	0.101 MM
-----	3	Signal	0.5 oz
=====		Prepreg	0.115 MM
-----	4	Plane	1 oz
=====		Core	0.076 MM
-----	5	Signal	0.5 oz
=====		Prepreg	0.380 MM
-----	6	Plane	1 oz
=====		Core	0.076 MM
-----	7	Plane	1 oz
=====		Prepreg	0.380 MM
-----	8	Signal	0.5 oz
=====		Core	0.076 MM
-----	9	Plane	1 oz
=====		Prepreg	0.115 MM
-----	10	Signal	0.5 oz
=====		Core	0.101 MM
-----	11	Plane	1 oz
=====		Prepreg	0.071 MM
-----	Btm	Signal	0.5 oz (Cu plated)

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_ISO	*	=STANDARD	8000
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100


GENERIC

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GENERIC_ISO	*	=1:1_SPACING	?
PM_ISO	*	=1:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	PM_ISO
PM	GND	*	DEFAULT

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
D8 RULE DEFINITIONS			
 Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	120 OF 144
		SHEET	100 OF 123
		SIZE	D

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
DDR_34S	BOTTOM	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	2.0 MM	=STANDARD	=STANDARD
DDR_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
DDR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
DDR_42S	BOTTOM	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	=STANDARD	=STANDARD
DDR_42S	ISL5, ISL8	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	=STANDARD	=STANDARD
DDR_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM
DDR_42S_D	BOTTOM	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	0.1016 MM	0.1016 MM
DDR_42S_D	ISL5, ISL8	=42_OHM_SE	=55_OHM_SE	=55_OHM_SE	2.0 MM	0.1016 MM	0.1016 MM
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF

Minimum diff spacing is 4 mil
Table 3-5, Intel Doc# 473718

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR_PHY	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_68D
DDR_CTRL_PHY	*	DDR_39S
DDR_CMD_PHY	*	DDR_34S
DDR_DQ_PHY	*	DDR_42S
DDR_DQS_PHY	*	DDR_42S_D

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	TOP,BOTTOM	=5.5X_DIELECTRIC	?
DDR_CLK_ISO	ISL3, ISL10	=4.9X_DIELECTRIC	?
DDR_CLK_ISO	*	=6.5X_DIELECTRIC	?
DDR_CTRL_ISO	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_CTRL_ISO	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_CTRL_ISO	*	=5.3X_DIELECTRIC	?
DDR_CTRL2CTRL	TOP,BOTTOM	=3.0X_DIELECTRIC	?
DDR_CTRL2CTRL	ISL3, ISL10	=2.6X_DIELECTRIC	?
DDR_CTRL2CTRL	*	=3.5X_DIELECTRIC	?
DDR_CMD_ISO	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_CMD_ISO	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_CMD_ISO	*	=5.3X_DIELECTRIC	?
DDR_CMD2CMD	TOP,BOTTOM	=2.3X_DIELECTRIC	?
DDR_CMD2CMD	ISL3, ISL10	=2.0X_DIELECTRIC	?
DDR_CMD2CMD	*	=2.7X_DIELECTRIC	?
DDR_DATA_ISO	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_DATA_ISO	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_DATA_ISO	*	=5.3X_DIELECTRIC	?
DDR_DQ2DQ	TOP,BOTTOM	=3.2X_DIELECTRIC	900
DDR_DQ2DQ	ISL3, ISL10	=2.8X_DIELECTRIC	900
DDR_DQ2DQ	*	=3.8X_DIELECTRIC	900
DDR_DQ2DQS	TOP,BOTTOM	=3.7X_DIELECTRIC	?
DDR_DQ2DQS	ISL3, ISL10	=3.3X_DIELECTRIC	?
DDR_DQ2DQS	*	=4.4X_DIELECTRIC	?
DDR_BL2BL	TOP,BOTTOM	=4.5X_DIELECTRIC	?
DDR_BL2BL	ISL3, ISL10	=4.0X_DIELECTRIC	?
DDR_BL2BL	*	=5.3X_DIELECTRIC	?
DDR_CH2CH	TOP,BOTTOM	=9.1X_DIELECTRIC	?
DDR_CH2CH	ISL3, ISL10	=8.2X_DIELECTRIC	?
DDR_CH2CH	*	=10.9X_DIELECTRIC	?
CMD2DATA_ISO	TOP,BOTTOM	=7X_DIELECTRIC	?
CMD2DATA_ISO	ISL3, ISL10	=5X_DIELECTRIC	?
CMD2DATA_ISO	*	=5X_DIELECTRIC	?

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR_ISO	*	=4.3X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER_DDR	*	*	POWER_DDR_ISO

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD
DDR_CMD	DDR_A_DQ_BYTE*	*	CMD2DATA_ISO
DDR_CMD	DDR_A_DQS*	*	CMD2DATA_ISO
DDR_CMD	DDR_B_DQ_BYTE*	*	CMD2DATA_ISO
DDR_CMD	DDR_B_DQS*	*	CMD2DATA_ISO

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_DATA_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_DATA_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):

Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

See Note (3)

See Note (1)

See Note (3)

See Note (1)


See Note (2)

Note (3):

In order for the constraints DDR_*_DQ_BYTE* to =SAME to win out over DDR_{A,B}_DQ_BYTE* to DDR_{A,B}_DQ_BYTE* so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL.

DDR3

Electrical Constraint Set		Physical	Spacing		
Channel A					
1E20	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<1..0>	12 29
1E20	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<1..0>	12 29
1E20	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<3..2>	12 30
1E20	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<3..2>	12 30
1E20	DDR_A_CTRL0		DDR_CTRL	MEM A CKE<1..0>	12 29
1E20	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<1..0>	12 29
1E20	DDR_A_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<1..0>	12 29
1E20	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A CKE<3..2>	12 30
1E20	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A CS L<3..2>	12 30
1E20	DDR_A_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM A ODT<3..2>	12 30
1E20	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A A<15..0>	12 29 30
1E20	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A BA<2..0>	12 29 30
1E20	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A RAS L	12 29 30
1E20	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A CAS L	12 29 30
1E20	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A WE L	12 29 30
1E20	DDR_A_DQ_BVTR0	DDR_DQ_PHY	DDR_A_DQ_BVTR0	MEM A DQ<7..0>	12 33
1E20	DDR_A_DQ_BVTR1	DDR_DQ_PHY	DDR_A_DQ_BVTR1	MEM A DQ<15..8>	12 33
1E20	DDR_A_DQ_BVTR2	DDR_DQ_PHY	DDR_A_DQ_BVTR2	MEM A DQ<23..16>	12 33
1E20	DDR_A_DQ_BVTR3	DDR_DQ_PHY	DDR_A_DQ_BVTR3	MEM A DQ<31..24>	12 33
1E20	DDR_A_DQ_BVTR4	DDR_DQ_PHY	DDR_A_DQ_BVTR4	MEM A DQ<39..32>	12 33
1E20	DDR_A_DQ_BVTR5	DDR_DQ_PHY	DDR_A_DQ_BVTR5	MEM A DQ<47..40>	12 33
1E20	DDR_A_DQ_BVTR6	DDR_DQ_PHY	DDR_A_DQ_BVTR6	MEM A DQ<55..48>	12 33
1E20	DDR_A_DQ_BVTR7	DDR_DQ_PHY	DDR_A_DQ_BVTR7	MEM A DQ<63..56>	12 33
1E20	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS P<0>	12 33
1E20	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS N<0>	12 33
1E20	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS P<1>	12 33
1E20	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS N<1>	12 33
1E20	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS P<2>	12 33
1E20	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS N<2>	12 33
1E20	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS P<3>	12 33
1E20	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS N<3>	12 33
1E20	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS P<4>	12 33
1E20	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS N<4>	12 33
1E20	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS P<5>	12 33
1E20	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS N<5>	12 33
1E20	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS P<6>	12 33
1E20	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS N<6>	12 33
1E20	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS P<7>	12 33
1E20	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS N<7>	12 33
Channel B					
1E20	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<1..0>	12 31
1E20	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<1..0>	12 31
1E20	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<3..2>	12 32
1E20	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<3..2>	12 32
1E20	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<1..0>	12 31
1E20	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<1..0>	12 31
1E20	DDR_B_CTRL0	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<1..0>	12 31
1E20	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B CKE<3..2>	12 32
1E20	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B CS L<3..2>	12 32
1E20	DDR_B_CTRL1	DDR_CTRL_PHY	DDR_CTRL	MEM B ODT<3..2>	12 32
1E20	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B A<15..0>	12 31 32
1E20	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B BA<2..0>	12 31 32
1E20	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B RAS L	12 31 32
1E20	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B CAS L	12 31 32
1E20	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B WE L	12 31 32
1E20	DDR_B_DQ_BVTR0	DDR_DQ_PHY	DDR_B_DQ_BVTR0	MEM B DQ<7..0>	12 33
1E20	DDR_B_DQ_BVTR1	DDR_DQ_PHY	DDR_B_DQ_BVTR1	MEM B DQ<15..8>	12 33
1E20	DDR_B_DQ_BVTR2	DDR_DQ_PHY	DDR_B_DQ_BVTR2	MEM B DQ<23..16>	12 33
1E20	DDR_B_DQ_BVTR3	DDR_DQ_PHY	DDR_B_DQ_BVTR3	MEM B DQ<31..24>	12 33
1E20	DDR_B_DQ_BVTR4	DDR_DQ_PHY	DDR_B_DQ_BVTR4	MEM B DQ<39..32>	12 33
1E20	DDR_B_DQ_BVTR5	DDR_DQ_PHY	DDR_B_DQ_BVTR5	MEM B DQ<47..40>	12 33
1E20	DDR_B_DQ_BVTR6	DDR_DQ_PHY	DDR_B_DQ_BVTR6	MEM B DQ<55..48>	12 33
1E20	DDR_B_DQ_BVTR7	DDR_DQ_PHY	DDR_B_DQ_BVTR7	MEM B DQ<63..56>	12 33
1E20	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS P<0>	12 33
1E20	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS N<0>	12 33
1E20	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS P<1>	12 33
1E20	DDR_B_DQS1	DDR_DQS_PHY	DDR_B_DQS1	MEM B DQS N<1>	12 33
1E20	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS P<2>	12 33
1E20	DDR_B_DQS2	DDR_DQS_PHY	DDR_B_DQS2	MEM B DQS N<2>	12 33
1E20	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS P<3>	12 33
1E20	DDR_B_DQS3	DDR_DQS_PHY	DDR_B_DQS3	MEM B DQS N<3>	12 33
1E20	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM B DQS P<4>	12 33
1E20	DDR_B_DQS4	DDR_DQS_PHY	DDR_B_DQS4	MEM B DQS N<4>	12 33
1E20	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS P<5>	12 33
1E20	DDR_B_DQS5	DDR_DQS_PHY	DDR_B_DQS5	MEM B DQS N<5>	12 33
1E20	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM B DQS P<6>	12 33
1E20	DDR_B_DQS6	DDR_DQS_PHY	DDR_B_DQS6	MEM B DQS N<6>	12 33
1E20	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM B DQS P<7>	12 33
1E20	DDR_B_DQS7	DDR_DQS_PHY	DDR_B_DQS7	MEM B DQS N<7>	12 33
Reset					
1E20		DDR_SNS	CPU	MEM RESET L	28 29 30 31 32

SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
DDR3 Constraints			
 Apple Inc.	DRAWING NUMBER	051-9505	SIZE D
	REVISION	8.0.0	
	BRANCH	prefsb	
	PAGE	121 OF 144	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET	101 OF 123

PCI EXPRESS

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_80D
CLK_PCIE_PHY	*	PCIE_90D
COMP_PCIE_PHY	*	COMP_SE

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_ISO	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_ISO	*	=4X_DIELECTRIC	?
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO

PCIe (PCH)

[illegible]

PCIE (PCH - TBT)

Electrical Constraint Set x4 Thunderbolt	Physical	Spacing	
5597 PCIE_GEN2_R2D_P1NV	PCIE_PHY	PCIE	PCIE TBT R2D P<2..0> no_test_case 36
5598 PCIE_GEN2_R2D_P1NV	PCIE_PHY	PCIE	PCIE TBT R2D N<2..0> no_test_case 36
5599 PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE TBT R2D P<3> no_test_case 36
5600 PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE TBT R2D N<3> no_test_case 36
5597	PCIE_PHY	PCIE	PCIE TBT R2D C P<3..0> no_test_case 36
5598	PCIE_PHY	PCIE	PCIE TBT R2D C N<3..0> no_test_case 36
5599	PCIE_PHY	PCIE	PCIE TBT D2R P<3..0> no_test_case 36
5600	PCIE_PHY	PCIE	PCIE TBT D2R N<3..0> no_test_case 36
5597 PCIE_GEN2_D2R_P1NV	PCIE_PHY	PCIE	PCIE TBT D2R C P<3..0> no_test_case 36
5598 PCIE_GEN2_D2R_P1NV	PCIE_PHY	PCIE	PCIE TBT D2R C N<3..0> no_test_case 36
5599 PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE TBT D2R C P<2> no_test_case 36
5600 PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE TBT D2R C N<2> no_test_case 36
5597 PCIE_GEN2_D2R_P1NV	PCIE_PHY	PCIE	PCIE TBT D2R C P<3> no_test_case 36
5598 PCIE_GEN2_D2R_P1NV	PCIE_PHY	PCIE	PCIE TBT D2R C N<3> no_test_case 36
5599 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M TBT P
5600 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE CLK100M TBT N

PCIe (CPU)

Electrical Constraint Set		Physical	Spacing	
x16 Graphics				
664	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<15> NO TEST=TRUE 10 83
665	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<15> NO TEST=TRUE 10 83
666	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<15> NO TEST=TRUE 83
667	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<15> NO TEST=TRUE 83
668	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R P<15> NO TEST=TRUE 83
669	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R N<15> NO TEST=TRUE 83
670	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R C P<15> NO TEST=TRUE 10 83
671	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R C N<15> NO TEST=TRUE 10 83
672	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<14> NO TEST=TRUE 10 83
673	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<14> NO TEST=TRUE 10 83
674	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<14> NO TEST=TRUE 10 83
675	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<14> NO TEST=TRUE 10 83
676	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R P<14> NO TEST=TRUE 83
677	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R N<14> NO TEST=TRUE 83
678	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R C P<14> NO TEST=TRUE 10 83
679	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R C N<14> NO TEST=TRUE 10 83
680	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<13> NO TEST=TRUE 10 83
681	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<13> NO TEST=TRUE 10 83
682	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<13> NO TEST=TRUE 83
683	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<13> NO TEST=TRUE 83
684	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R P<13> NO TEST=TRUE 83
685	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R N<13> NO TEST=TRUE 83
686	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R C P<13> NO TEST=TRUE 10 83
687	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R C N<13> NO TEST=TRUE 10 83
688	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<12> NO TEST=TRUE 10 83
689	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<12> NO TEST=TRUE 10 83
690	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<12> NO TEST=TRUE 83
691	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<12> NO TEST=TRUE 83
692	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R P<12> NO TEST=TRUE 83
693	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R N<12> NO TEST=TRUE 83
694	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R C P<12> NO TEST=TRUE 10 83
695	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R C N<12> NO TEST=TRUE 10 83
696	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<11> NO TEST=TRUE 10 83
697	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<11> NO TEST=TRUE 10 83
698	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<11> NO TEST=TRUE 83
699	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<11> NO TEST=TRUE 83
700	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R P<11> NO TEST=TRUE 83
701	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R N<11> NO TEST=TRUE 83
702	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R C P<11> NO TEST=TRUE 10 83
703	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R C N<11> NO TEST=TRUE 10 83
704	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D P<10> NO TEST=TRUE 10 83
705	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D N<10> NO TEST=TRUE 10 83
706	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D C P<10> NO TEST=TRUE 83
707	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D C N<10> NO TEST=TRUE 83
708	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R P<10> NO TEST=TRUE 83
709	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R N<10> NO TEST=TRUE 83
710	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R C P<10> NO TEST=TRUE 10 83
711	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R C N<10> NO TEST=TRUE 10 83
712	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D P<9> NO TEST=TRUE 10 83
713	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D N<9> NO TEST=TRUE 10 83
714	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C P<9> NO TEST=TRUE 83
715	PCIE_GEN3_R2D	PCIE_PHY	PCIE	PEG R2D C N<9> NO TEST=TRUE 83
716	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R P<9> NO TEST=TRUE 83
717	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R N<9> NO TEST=TRUE 83
718	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R C P<9> NO TEST=TRUE 10 83
719	PCIE_GEN3_D2R	PCIE_PHY	PCIE	PEG D2R C N<9> NO TEST=TRUE 10 83
720	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D P<8> NO TEST=TRUE 10 83
721	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D N<8> NO TEST=TRUE 10 83
722	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D C P<8> NO TEST=TRUE 10 83
723	PCIE_GEN3_R2D_P1NV	PCIE_PHY	PCIE	PEG R2D C N<8> NO TEST=TRUE 10 83
724	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R P<8> NO TEST=TRUE 83
725	PCIE_GEN3_D2R_P1NV	PCIE_PHY	PCIE	PEG D2R

PCIe (CPU)

Electrical Constraint Set		Physical	Spacing	
x16 Graphics				
REQ1	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_P<7> NO_TEST=TRUE 10 83
REQ2	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_N<7> NO_TEST=TRUE 10 83
REQ3	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_P<7> NO_TEST=TRUE 83
REQ4	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_N<7> NO_TEST=TRUE 83
REQ5	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_P<7> NO_TEST=TRUE 83
REQ6	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_N<7> NO_TEST=TRUE 83
REQ7	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_C_P<7> NO_TEST=TRUE 10 83
REQ8	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_C_N<7> NO_TEST=TRUE 10 83
REQ9	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_P<6> NO_TEST=TRUE 10 83
REQ10	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_N<6> NO_TEST=TRUE 10 83
REQ11	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_P<6> NO_TEST=TRUE 83
REQ12	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_N<6> NO_TEST=TRUE 83
REQ13	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_P<6> NO_TEST=TRUE 83
REQ14	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_N<6> NO_TEST=TRUE 83
REQ15	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_C_P<6> NO_TEST=TRUE 10 83
REQ16	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_C_N<6> NO_TEST=TRUE 10 83
REQ17	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_P<5> NO_TEST=TRUE 10 83
REQ18	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_N<5> NO_TEST=TRUE 10 83
REQ19	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_P<5> NO_TEST=TRUE 83
REQ20	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_N<5> NO_TEST=TRUE 83
REQ21	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_P<5> NO_TEST=TRUE 83
REQ22	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_N<5> NO_TEST=TRUE 83
REQ23	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_C_P<5> NO_TEST=TRUE 10 83
REQ24	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_C_N<5> NO_TEST=TRUE 10 83
REQ25	PCIE_GEN3_R2D	PCIE_PHV	PCIE	PEG_R2D_P<4> NO_TEST=TRUE 10 83
REQ26	PCIE_GEN3_R2D	PCIE_PHV	PCIE	PEG_R2D_N<4> NO_TEST=TRUE 10 83
REQ27	PCIE_GEN3_R2D	PCIE_PHV	PCIE	PEG_R2D_C_P<4> NO_TEST=TRUE 83
REQ28	PCIE_GEN3_R2D	PCIE_PHV	PCIE	PEG_R2D_C_N<4> NO_TEST=TRUE 83
REQ29	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_P<4> NO_TEST=TRUE 83
REQ30	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_N<4> NO_TEST=TRUE 83
REQ31	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_C_P<4> NO_TEST=TRUE 10 83
REQ32	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_C_N<4> NO_TEST=TRUE 10 83
REQ33	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_P<3> NO_TEST=TRUE 10 83
REQ34	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_N<3> NO_TEST=TRUE 10 83
REQ35	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_P<3> NO_TEST=TRUE 83
REQ36	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_N<3> NO_TEST=TRUE 83
REQ37	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_P<3> NO_TEST=TRUE 83
REQ38	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_N<3> NO_TEST=TRUE 83
REQ39	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_C_P<3> NO_TEST=TRUE 10 83
REQ40	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_C_N<3> NO_TEST=TRUE 10 83
REQ41	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_P<2> NO_TEST=TRUE 10 83
REQ42	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_N<2> NO_TEST=TRUE 10 83
REQ43	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_P<2> NO_TEST=TRUE 83
REQ44	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_N<2> NO_TEST=TRUE 83
REQ45	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_P<2> NO_TEST=TRUE 83
REQ46	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_N<2> NO_TEST=TRUE 83
REQ47	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_C_P<2> NO_TEST=TRUE 10 83
REQ48	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_C_N<2> NO_TEST=TRUE 10 83
REQ49	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_P<1> NO_TEST=TRUE 10 83
REQ50	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_N<1> NO_TEST=TRUE 10 83
REQ51	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_P<1> NO_TEST=TRUE 83
REQ52	PCIE_GEN3_R2D_PINV	PCIE_PHV	PCIE	PEG_R2D_C_N<1> NO_TEST=TRUE 83
REQ53	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_P<1> NO_TEST=TRUE 83
REQ54	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_N<1> NO_TEST=TRUE 83
REQ55	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_C_P<1> NO_TEST=TRUE 10 83
REQ56	PCIE_GEN3_D2R	PCIE_PHV	PCIE	PEG_D2R_C_N<1> NO_TEST=TRUE 10 83
REQ57	PCIE_GEN3_R2D	PCIE_PHV	PCIE	PEG_R2D_P<0> NO_TEST=TRUE 10 83
REQ58	PCIE_GEN3_R2D	PCIE_PHV	PCIE	PEG_R2D_N<0> NO_TEST=TRUE 10 83
REQ59	PCIE_GEN3_R2D	PCIE_PHV	PCIE	PEG_R2D_C_P<0> NO_TEST=TRUE 83
REQ60	PCIE_GEN3_R2D	PCIE_PHV	PCIE	PEG_R2D_C_N<0> NO_TEST=TRUE 83
REQ61	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_P<0> NO_TEST=TRUE 83
REQ62	PCIE_GEN3_D2R_PINV	PCIE_PHV	PCIE	PEG_D2R_N<0> NO_TEST=TRUE 83

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_90D
COMP_SATA_PHY	*	SATA_50S

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=7.2X_DIELECTRIC	?
COMP_SATA_ISO	*	=5.4X_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

SATA

Electrical Constraint Set	Physical	Spacing			
PCH SATA Port 0 (HDD)					
E20	SATA_R2D	SATA_PHY	SATA	SATA HDD E2D P	44
E22	SATA_R2D	SATA_PHY	SATA	SATA HDD E2D N	44
E28	SATA_R2D	SATA_PHY	SATA	SATA HDD E2D C P	18 44
E26	SATA_R2D	SATA_PHY	SATA	SATA HDD E2D C N	18 44
E44	SATA_D2R	SATA_PHY	SATA	SATA HDD D2R P	18 44
E46	SATA_D2R	SATA_PHY	SATA	SATA HDD D2R N	18 44
E48	SATA_D2R	SATA_PHY	SATA	SATA HDD D2R C P	44
E46	SATA_D2R	SATA_PHY	SATA	SATA HDD D2R C N	44
PCH SATA Port 1 (SSD)					
E47	SATA_R2D_MIX_SSD	SATA_PHY	SATA	SATA SSD E2D P	18 44
E48	SATA_R2D_MIX_SSD	SATA_PHY	SATA	SATA SSD E2D N	18 44
PCH SATA Compensation					
E10D	COMP_SATA_PHY	COMP_SATA		PCH_SATA1COMP	18
E10D	COMP_SATA_PHY	COMP_SATA		PCH_SATA3COMP	18
E10D	COMP_SATA_PHY	COMP_SATA		PCH_SATA3RBIAS	18

Unused

Electrical Constraint Set	Physical	Spacing
---------------------------	----------	---------

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8

7

6

5

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCH_ISO	*	=6.5X_DIELECTRIC	?	CLK_PCH	*	*	CLK_PCH_ISO
COMP_PCH_ISO	*	=2:1_SPACING	?	COMP_PCH	*	*	COMP_PCH_ISO
PCH_ISO	*	=3:1_SPACING	?	PCH	*	*	PCH_ISO

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCI_ISO	*	=3.6X_DIELECTRIC	?	CLK_PCI	*	*	CLK_PCI_ISO

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LPC_ISO	*	=1.5:1_SPACING	?	LPC	*	*	LPC_ISO
CLK_LPC_ISO	*	=3.6X_DIELECTRIC	?	CLK_LPC	*	*	CLK_LPC_ISO

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA_ISO	*	=2X_DIELECTRIC	?	HDA	*	*	HDA_ISO

Crystal

Crystal-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_XTAL	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XTAL_ISO	*	=4X_DIELECTRIC	?	XTAL	*	*	XTAL_ISO

SPI



SPI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD









SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SPI_ISO	*	=2X_DIELECTRIC	?	SPI	*	*	SPI_ISO









PCI

Electrical Constraint Set	Physical	Spacing		
PCI Clock				
	CLK_PCI_50S	CLK_PCI	PCH_CLK33M_PCIIN	18 26
	CLK_PCI_50S	CLK_PCI	PCH_CLK33M_PCIOUT	20 26








LPC

Electrical Constraint Set	Physical	Spacing	
LPC			
	LPC_50S	LPC	LPC AD<3..0> 18 47
	LPC_50S	LPC	LPC R AD<3..0> 18
	LPC_50S	LPC	LPC FRAME L 18 47
	LPC_50S	LPC	LFRAME L 18
LPC Clocks			
	CLK LPC 50S	CLK LPC	LPC CLK33M LPCPLUS 26 49
	CLK LPC 50S	CLK LPC	LPC CLK33M LPCPLUS_R 20 26
	CLK LPC 50S	CLK LPC	LPC CLK33M SMC 26 47
	CLK LPC 50S	CLK LPC	LPC CLK33M SMC_R 20 26

PCH Clocks

Electrical Constraint Set	Physical	Spacing		
PCH Reference Clock				
	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_SB	26
	CLK_PCH_50S	CLK_PCH	PCH_CLK25M_XTALIN	18 26
PCH Ref Clock Comp				
	PCH_50S	COMP_PCH	PCH_XCLK_RCOMP	18
PCH RTC 32K				
	CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	18 26
	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	18 26
	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	26
SMC 32K				
	CLK_PCH_50S	CLK_PCH	PM_CLK32K_SUSCLK_R	19 48
	CLK_PCH_50S	CLK_PCH	SMC_CLK32K	47 48





















25 MHz Reference Clocks

Electrical Constraint Set	Physical	Spacing		
25M Reference Crystal				
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X1	26
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2	26
	CLK_XTAL	XTAL	SYSCLK_CLK25M_X2_R	26
25M Reference Clocks				
	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_ENET	26 39
	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_ENET_R	26
	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_TBT	26 36
	CLK_PCH_50S	CLK_PCH	SYSCLK_CLK25M_TBT_R	36

HDA

Electrical Constraint Set	Physical	Spacing		
HDA				
HDA	HDA_50S	HDA	HDA_BIT_CLK	18 56
HDA	HDA_50S	HDA	HDA_BIT_CLK_R	18
HDA	HDA_50S	HDA	HDA_RST_L	18 56
HDA	HDA_50S	HDA	HDA_RST_R_L	18
HDA	HDA_50S	HDA	HDA_SDOUT	18 56
HDA	HDA_50S	HDA	HDA_SDOUT_R	15 18
HDA	HDA_50S	HDA	HDA_SYNC	15 18
HDA	HDA_50S	HDA	HDA_SYNC_R	18
HDA	HDA_50S	HDA	HDA_SDINO	18 56
HDA	HDA_50S	HDA	AUD_SDI_R	56
HDA	HDA_50S	HDA	SPI_DESCRIPTOR_OVERRIDE_R	15
SPDIF				
SPDIF		HDA	AUD_SPDIF_CHIP	56
SPDIF		HDA	AUD_SPDIF_OUT	56 60

SPI Bootrom

Electrical Constraint Set	Physical	Spacing	
SPI ROM			
	SPI_50S	SPI	SPI CLK R 18 49
	SPI_50S	SPI	SPI CLK 49
	SPI_50S	SPI	SPI ALT CLK 49
	SPI_50S	SPI	SPI SMC CLK 47 48
	SPI_50S	SPI	SPI MLB CLK 48 49
	SPI_50S	SPI	SPI CS0 R L 18 49
	SPI_50S	SPI	SPI CS0 L 49
	SPI_50S	SPI	SPI ALT CS L 49
	SPI_50S	SPI	SPI SMC CS L 47 48
	SPI_50S	SPI	SPI MLB CS L 48 49
	SPI_50S	SPI	SPI MOSI R 18 49
	SPI_50S	SPI	SPI MOSI 49
	SPI_50S	SPI	SPI ALT MOSI 49
	SPI_50S	SPI	SPI SMC MOSI 47 48
	SPI_50S	SPI	SPI MLB MOSI 48 49
	SPI_50S	SPI	SPI MISO 18 49
	SPI_50S	SPI	SPI ALT MISO 49
	SPI_50S	SPI	SPI SMC MISO 47 48
	SPI_50S	SPI	SPI MLB MISO 48 49
	SPI_50S	SPI	SPIROM USE MLB 21 49

USB

USB-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
USB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB2_PHY	*	USB_90D
USB3_PHY	*	USB_85D
USB_HUB_PHY	*	USB_50S

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Comments
12.2.1	90	90	12/2.8 mils = 4.29:1	USB 2.0
13.3.1	85	85	20/2.8 mils = 7.14:1	USB 3.0
			50/2.8 mils = 17.9:1	USB 2.0/3.0

SMSC Hub Application Note 15.17

Single-ended impedance range from 45-80 ohm is acceptable

USB 2.0 Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2_ISO	*	=4.4X_DIELECTRIC	?
USB2_ISO	TOP,BOTTOM	=4.4X_DIELECTRIC	?
USB2_CLK_ISO	*	=18X_DIELECTRIC	?
USB2_CLK_ISO	TOP,BOTTOM	=18X_DIELECTRIC	?
USB_HUB_ISO	*	=2:1_SPACING	?

USB 2.0 Spacing Rules

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB2	*	*	USB2_ISO
USB2	*CLK*	*	USB2_CLK_ISO
USB2	DISPLAYPORT	*	USB2_CLK_ISO
USB2	*TBT*	*	USB2_CLK_ISO
USB2	*ENET*	*	USB2_CLK_ISO
USB2	*SD*	*	USB2_CLK_ISO
USB3	PCIe	*	USB3_CLK_ISO
USB3	SATA	*	USB3_CLK_ISO
USB_HUB	*	*	USB_HUB_ISO

USB 3.0 Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_ISO	*	=7.3X_DIELECTRIC	?
USB3_ISO	TOP,BOTTOM	=7.3X_DIELECTRIC	?
USB3_CLK_ISO	*	=18X_DIELECTRIC	?
USB3_CLK_ISO	TOP,BOTTOM	=18X_DIELECTRIC	?
USB3_USB3_ISO	*	=7.3X_DIELECTRIC	?
USB3_USB3_ISO	TOP,BOTTOM	=7.3X_DIELECTRIC	?
USB3_USB3_ISO	ISL10	=5X_DIELECTRIC	?

USB 3.0 Spacing Rules

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3	*	*	USB3_ISO
USB3	*CLK*	*	USB3_CLK_ISO
USB3	DISPLAYPORT	*	USB3_CLK_ISO
USB3	*TBT*	*	USB3_CLK_ISO
USB3	*ENET*	*	USB3_CLK_ISO
USB3	*SD*	*	USB3_CLK_ISO
USB3	PCIe	*	USB3_CLK_ISO
USB3	SATA	*	USB3_CLK_ISO
USB3	USB3	*	USB3_USB3_ISO

USB 3.0 and USB 2.0 Trixies Muxing

Electrical Constraint Set	Physical	Spacing
External Port A (J4600)		
R490 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTB_RX_P 45
R491 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTB_RX_N 45
R492	USB3_PHY	USB3 USB3_EXTB_RX_F_P 20 45
R493	USB3_PHY	USB3 USB3_EXTB_RX_F_N 20 45
R494 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTB_TX_P 20 45
R495 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTB_TX_N 20 45
R496	USB3_PHY	USB3 USB3_EXTB_TX_F_P 45
R497	USB3_PHY	USB3 USB3_EXTB_TX_F_N 45
R498	USB3_PHY	USB3 USB3_EXTB_TX_C_P 45
R499	USB3_PHY	USB3 USB3_EXTB_TX_C_N 45
R500 USB2_MIXED_MUX_CONN	USB2_PHY	USB PCH 0_P 20 45
R501 USB2_MIXED_MUX_CONN	USB2_PHY	USB PCH 0_N 20 45
R502	USB2_PHY	USB2 USB2_EXTB_MIXED_P 45
R503	USB2_PHY	USB2 USB2_EXTB_MIXED_N 45
R504	USB2_PHY	USB2 USB2_EXTB_MIXED_F_P 45
R505	USB2_PHY	USB2 USB2_EXTB_MIXED_F_N 45
External Port B (J4610)		
R506 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTB_RX_P 45
R507 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTB_RX_N 45
R508	USB3_PHY	USB3 USB3_EXTB_RX_F_P 20 45
R509	USB3_PHY	USB3 USB3_EXTB_RX_F_N 20 45
R510 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTB_TX_P 20 45
R511 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTB_TX_N 20 45
R512	USB3_PHY	USB3 USB3_EXTB_TX_F_P 45
R513	USB3_PHY	USB3 USB3_EXTB_TX_F_N 45
R514	USB3_PHY	USB3 USB3_EXTB_TX_C_P 45
R515	USB3_PHY	USB3 USB3_EXTB_TX_C_N 45
R516 USB2_MIXED_CONN	USB2_PHY	USB PCH 1_P 20 45
R517 USB2_MIXED_CONN	USB2_PHY	USB PCH 1_N 20 45
R518	USB2_PHY	USB PCH 9_P 20 45
R519	USB2_PHY	USB PCH 9_N 20 45
R520	USB2_PHY	USB2 USB2_EXTB_MIXED_P 45
R521	USB2_PHY	USB2 USB2_EXTB_MIXED_N 45
R522	USB2_PHY	USB2 USB2_EXTB_MIXED_F_P 45
R523	USB2_PHY	USB2 USB2_EXTB_MIXED_F_N 45
External Port C (J4700)		
R524 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTC_RX_P 46
R525 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTC_RX_N 46
R526	USB3_PHY	USB3 USB3_EXTC_RX_F_P 20 46
R527	USB3_PHY	USB3 USB3_EXTC_RX_F_N 20 46
R528 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTC_TX_P 20 46
R529 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTC_TX_N 20 46
R530	USB3_PHY	USB3 USB3_EXTC_TX_F_P 46
R531	USB3_PHY	USB3 USB3_EXTC_TX_F_N 46
R532	USB3_PHY	USB3 USB3_EXTC_TX_C_P 46
R533	USB3_PHY	USB3 USB3_EXTC_TX_C_N 46
R534 USB2_CONN	USB2_PHY	USB PCH 2_P 20 46
R535 USB2_CONN	USB2_PHY	USB PCH 2_N 20 46
R536	USB2_PHY	USB2 USB2_EXTC_F_P 46
R537	USB2_PHY	USB2 USB2_EXTC_F_N 46
External Port D (J4710)		
R538 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTD_RX_P 46
R539 USB3_RX_CONN	USB3_PHY	USB3 USB3_EXTD_RX_N 46
R540	USB3_PHY	USB3 USB3_EXTD_RX_F_P 20 46
R541	USB3_PHY	USB3 USB3_EXTD_RX_F_N 20 46
R542 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTD_TX_P 20 46
R543 USB3_TX_CONN	USB3_PHY	USB3 USB3_EXTD_TX_N 20 46
R544	USB3_PHY	USB3 USB3_EXTD_TX_F_P 46
R545	USB3_PHY	USB3 USB3_EXTD_TX_F_N 46
R546	USB3_PHY	USB3 USB3_EXTD_TX_C_P 46
R547	USB3_PHY	USB3 USB3_EXTD_TX_C_N 46
R548 USB2_MIXED_CONN	USB2_PHY	USB PCH 3_P 20 46
R549 USB2_MIXED_CONN	USB2_PHY	USB PCH 3_N 20 46
R550	USB2_PHY	USB PCH 10_P 20 46
R551	USB2_PHY	USB PCH 10_N 20 46
R552	USB2_PHY	USB2 USB2_EXTD_MIXED_P 46
R553	USB2_PHY	USB2 USB2_EXTD_MIXED_N 46
R554	USB2_PHY	USB2 USB2_EXTD_MIXED_F_P 46
R555	USB2_PHY	USB2 USB2_EXTD_MIXED_F_N 46
Camera (U4200)		
R556 USB2_CONN_INT	USB2_PHY	USB CAMERA_P 42
R557 USB2_CONN_INT	USB2_PHY	USB CAMERA_N 42
PCH USB Compensation		
R558	PCH_50S	COMP_PCH PCH_USB_RBIA5 20

Electrical Constraint Set	Physical	Spacing	Voltage
Camera Controller Local Ground			
R559	GND_PHY	GND	0V CAM_AGND 42
R560	GND_PHY	GND	0V CAM_P1L/GND 42

USB Hub

Electrical Constraint Set	Physical	Spacing
USB 2.0 Hub		
R561 USB2_HUB_PCH	USB2_PHY	USB2 USB_PCH_7_P 20 27
R562 USB2_HUB_PCH	USB2_PHY	USB2 USB_PCH_7_N 20 27
R563 USB2_HUB_BT	USB2_PHY	USB2 USB_BT_P 27 35
R564 USB2_HUB_BT	USB2_PHY	USB2 USB_BT_N 27 35
R565 USB2_HUB_BT	USB2_PHY	USB2 USB_BT_MUX_P 35
R566 USB2_HUB_BT	USB2_PHY	USB2 USB_BT_MUX_N 35
R567	USB_HUB_PHY	USB_HUB USB_HUB_2P 27
R568	USB_HUB_PHY	USB_HUB USB_HUB_2N 27
USB 2.0 Hub Misc.		
R569	USB_HUB_PHY	USB_HUB USB_HUB_RESET_L 27
R570	USB_HUB_PHY	USB_HUB USB_HUB_VBUS_DET 27
R571	USB_HUB_PHY	USB_HUB USB_HUB_NON_REMO 27
R572	USB_HUB_PHY	USB_HUB USB_HUB_NON_REM1 27
R573	USB_HUB_PHY	USB_HUB USB_HUB_HS_IND 27
USB 2.0 Hub Compensation		
R574	PCH_50S	COMP_PCH USB_HUB_RBIA5 27
USB 2.0 Hub Crystal		
R575	CLK_XTAL	XTAL USB_HUB_XTAL1 27
R576	CLK_XTAL	XTAL USB_HUB_XTAL2 27
R577	CLK_XTAL	XTAL USB_HUB_XTAL2_R 27

Camera Controller

Electrical Constraint Set	Physical	Spacing
SMIA		
R578 SMIA_DATA	SMIA_DIFF_PHY	SMIA_DIFF SMIA_DATA_P 42
R579 SMIA_DATA	SMIA_DIFF_PHY	SMIA_DIFF SMIA_DATA_N 42
R580 SMIA_CLK	SMIA_DIFF_PHY	SMIA_DIFF SMIA_CLK_P 42
R581 SMIA_CLK	SMIA_DIFF_PHY	SMIA_DIFF SMIA_CLK_N 42
MISC		
R582	SPT_50S	SPT CAM_SF_CLK 42
R583	SPT_50S	SPT CAM_SF_CLK_R 42
R584	SPT_50S	SPT CAM_SF_DIN 42
R585	SPT_50S	SPT CAM_SF_DIN_R 42
R586	SPT_50S	SPT CAM_SF_CS_L 42
R587	SPT_50S	SPT CAM_SF_WP_L 42
R588	SPT_50S	SPT CAM_SF_DOUT 42
R589	SPT_50S	SPT CAM_SF_DOUT_R 42
R590	SPT_50S	SPT CAM_SF_HOLD_L 42
R591	CAM_PHY	CAM CAM_USB_VRES 42
R592	CAM_PHY	CAM MIPI_RESISTOR 42
R593		PM CAM_EXT_BOOT_L 43
R594	PM	PCH_CAM_EXT_BOOT_R_L 21 43
R595	PM	CAM_P1V2_RST_HOLDOFF 43
R596	PM	CAM_P1V2_RST_HOLDOFF_L 43
I2C		
R597	SMB_PHY	SMB I2C_CAMSENSOR_SDA 42
R598	SMB_PHY	SMB I2C_CAMSENSOR_SCL 42
R599	SMB_PHY	SMB SMB_ALS_F_SDA 42
R600	SMB_PHY	SMB SMB_ALS_F_SCL 42
Camera Controller Crystal		
R601	CLK_XTAL	XTAL CAM_XTAL_IN 42
R602	CLK_XTAL	XTAL CAM_XTAL_OUT 42
R603	CLK_XTAL	XTAL CAM_XTAL_OUT_R 42

CAMERA CONTROLLER

Camera Controller's SMIA Interface & MISC. Physical Rules


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMIA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CAM_SE	*	Y	0.2 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMIA_DIFF_PHY	*	SMIA_100D
CAM_PHY	*	CAM_SE

Camera Controller's SMIA Interface & MISC. Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMIA_DIFF_ISO	*	=6:1_SPACING	?
SMIA_DIFF2DIFF	*	=3:1_SPACING	?
CAM_ISO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMIA_DIFF	*	*	SMIA_DIFF_ISO
SMIA_DIFF	SMIA_DIFF	*	SMIA_DIFF2DIFF
CAM	*	*	CAM_ISO

SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
USB/Camera Constraints			
 Apple Inc.		DRAWING NUMBER	051-9505
		REVISION	8.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	prefsb
		PAGE	126 OF 144
		SHEET	106 OF 123

D

D

C

C

B

B

A

A

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
SNS_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR
SNS_PHY	*	SNS_50S

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

SYNC MASTER=D8_MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
SMBus/Sensor Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9505	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		127	144
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		107	123

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

SYNC_MASTER=D8_MLB

SYNC_DATE=08/27/2012

CPU VReg Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9505

REVISION

8.0.0

BRANCH

prefsb

PAGE

129 OF 144

SHEET

109 OF 123

	8	7	6	5	4	3	2	1
D	3.3V S5/S4							
	Physical		Spacing	Voltage	DIDT	NO_TEST		
	Input Bus							
	POWER_PHY	POWER	12V			REG VIN U7600	71	
	POWER_PHY	POWER	5V			REG VCC1 U7600	71	
	POWER_PHY	POWER	5V			REG VCC2 U7600	71	
	3.3V S5							
	POWER_PHY	VR_SWITCH	12V	TRUE		REG PHASE P3V3S5	71	
	VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT P3V3S5	71	
	VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT P3V3S5_RC	71	
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE P3V3S5	71		
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG LGATE P3V3S5	71		
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P3V3S5	71		
VR_CTL_PHY	VR_CTL				REG P3V3S5_ISEN	71		
VR_CTL_PHY	VR_CTL				REG P3V3S5_OCSET	71		
VR_CTL_PHY	VR_CTL				REG P3V3S5_FSET	71		
VR_CTL_PHY	VR_CTL				REG P3V3S5_VOUT	71		
VR_CTL_PHY	VR_CTL				REG P3V3S5_VOUT_R	71		
VR_CTL_PHY	VR_CTL				REG P3V3S5_FB	71		
5V S3								
POWER_PHY	VR_SWITCH	12V	TRUE		REG PHASE P5VS4	71		
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT P5VS4	71		
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT P5VS4_RC	71		
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE P5VS4	71		
VR_CTL_PHY	VR_LGATE	12V	TRUE		REG LGATE P5VS4	71		
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER P5VS4	71		
VR_CTL_PHY	VR_CTL				REG P5VS4_ISEN	71		
VR_CTL_PHY	VR_CTL				REG P5VS4_OCSET	71		
VR_CTL_PHY	VR_CTL				REG P5VS4_FSET	71		
VR_CTL_PHY	VR_CTL				REG P5VS4_VOUT	71		
VR_CTL_PHY	VR_CTL				REG P5VS4_VOUT_R	71		
VR_CTL_PHY	VR_CTL				REG P5VS4_FB	71		
Output Bus								
POWER_PHY	POWER	5V			PP5V_S5	6		
POWER_PHY	POWER	5V			PP5V_S4	6		
POWER_PHY	POWER	3.3V			PP3V3_S5	6		
FET Switched								
POWER_PHY	POWER	5V			PP5V_S0	6		
POWER_PHY	POWER	3.3V			PP3V3_S4	6		
POWER_PHY	POWER	3.3V			PP3V3_S0	6		
POWER_PHY	POWER	3.3V			PP3V3_S4_ENET	6		
POWER_PHY	POWER	3.3V			PP3V3_TBTLIC	6		
POWER_PHY	POWER	3.3V			PP3V3_S4_AP	6		
POWER_PHY	POWER	3.3V			PP3V3_S0 SSD	6		
VDDQ S3 (1.5V)/VTT S0								
Physical		Spacing	Voltage	DIDT	NO_TEST			
Input Bus								
POWER_PHY	POWER	5V			REG V5IN U7700	72		
Local Ground								
GND_PHY	GND	0V			AGND VDDQS3	72		
VDDQ S3								
POWER_PHY	VR_SWITCH	12V	TRUE		REG PHASE VDDQS3	72		
POWER_PHY	VR_SWITCH	12V	TRUE		REG PHASE VDDQS3_L	72		
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG BOOT VDDQS3	72		
VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG BOOT VDDQS3_RC	72		
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE VDDQS3	72		
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG UGATE VDDQS3_R	72		
VR_CTL_PHY	VR_LGATE	12V	TRUE		REG LGATE VDDQS3	72		
VR_CTL_PHY	VR_SWITCH	12V	TRUE		REG SNUBBER VDDQS3	72		
POWER_PHY	POWER	1.5V			PPVDDQ_S3 SENSE			
VR_CTL_PHY	VR_CTL				REG VDDQS3_VDDQSNS	72		
VR_CTL_PHY	VR_CTL				REG VDDQS3_VREF	72		
VR_CTL_PHY	VR_CTL				REG VDDQS3_REFIN	72		
VR_CTL_PHY	VR_CTL				REG VDDQS3_MODE	72		
VR_CTL_PHY	VR_CTL				REG VDDQS3_TRIP	72		
VR_CTL_PHY	VR_CTL				LDO DDRVTT_S0_SNS	72		
Output Bus								
POWER_PHY	POWER	1.5V			PPVDDQ_S3	6		
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVT S0	6		
FET Switched								
POWER_PHY	POWER	1.5V			PP1V5_S0	6		
Sensed								
POWER_PHY	POWER	1.5V			PPVDDQ_S3_DDR	6		
POWER_PHY	POWER	1.5V			PP1V5_S0 CPU MEM	6		
POWER_PHY	POWER	1.5V			PPFBVDDQ_S0 GPU	6		
	8	7	6	5	4	3	2	1

DDR3 Vref						
Physical	Spacing	Voltage	DIDT	NO_TEST		
Memory Vref						
POWER_PHY	POWER	3.3V			PP3V3_S4 VREFMRGN_DAC	34
POWER_PHY	POWER	3.3V			PP3V3_S4 VREFMRGN_CTRL	34
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVRREF_DO MEM_A_S3	6
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVRREF_DO MEM_B_S3	6
POWER_DDR_PHY	POWER_DDR	0.75V			CPU DIMM VREF_DAC_A	11 34
POWER_DDR_PHY	POWER_DDR	0.75V			CPU DIMM VREF_DAC_B	11 34
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVRREF_CA MEM_A_S3	6
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVRREF_CA MEM_B_S3	6
POWER_DDR_PHY	POWER_DDR	0.75V			CPU DDR VREF	11
POWER_DDR_PHY	POWER_DDR	0.75V			PPDDRVT S3	6

Ground/Common						
Physical	Spacing	Voltage	DIDT	NO_TEST		
Common						
GND_PHY	GND	0V			GND	

3V42 S0						
Physical	Spacing	Voltage	DIDT	NO_TEST		
3V42 S0						
POWER_PHY	VR_SWITCH	5V	TRUE		P3V42G3H_SW	73
VR_CTL_PHY	VR_CTL				P3V42G3H_FB	73
VR_CTL_PHY	VR_CTL				P3V42G3H_SHDN_L	73
POWER_PHY	POWER	3.3V			PP3V3_G3	6
POWER_PHY	POWER	3.3V			PP3V42_G3H	6

1.8V S0						
Physical	Spacing	Voltage	DIDT	NO_TEST		
1.8V S0						
POWER_PHY	VR_SWITCH	5V	TRUE		REG PHASE P1V8S0	72
VR_CTL_PHY	VR_CTL				REG P1V8S0_VFB	72
VR_CTL_PHY	VR_CTL				REG P1V8S0_SYNCH	72
Output Bus						
POWER_PHY	POWER	1.8V			PP1V8_S0	6

HDD S0						
Physical	Spacing	Voltage	DIDT	NO_TEST		
HDD S0						
POWER_PHY	POWER	5V			PP5V_S0 HDD	6

12V S5						
Physical	Spacing	Voltage	DIDT	NO_TEST		
Input Bus						
POWER_PHY	POWER	12V			PP12V_ACDC	6
FET Switched						
POWER_PHY	POWER	12V			PP12V_S0	6
Sensed						
POWER_PHY	POWER	12V			PP12V_S5	6
POWER_PHY	POWER	12V			PP12V_G3H	6
POWER_PHY	POWER	12V			PP12V_G3H_P3V42	73
POWER_PHY	POWER	12V			PP12V_S0_FRVDDQ	6
POWER_PHY	POWER	12V			PP12V_S0_CPU_P1V05	6
POWER_PHY	POWER	12V			PP12V_S0_VCCSA	6
POWER_PHY	POWER	12V			PP12V_S0_P1V05	6
POWER_PHY	POWER	12V			PP12V_S0_HDD	6
POWER_PHY	POWER	12V			PP12V_S0_BLC	6

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
Platform VReg Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9505	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		prefsb	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		130 OF 144	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		110 OF 123	

	8	7	6	5	4	3	2	1
--	---	---	---	---	---	---	---	---

Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	0.075MM
TBT_GEN_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C_ISO	*	=2x_DIELECTRIC	?
TBT_SPI_ISO	*	=2x_DIELECTRIC	?
TBTDP_ISO	*	=5x_DIELECTRIC	?
TBTDP_ISO	TOP,BOTTOM	=7x_DIELECTRIC	?
TBT_GEN_ISO	*	=2X_DIELECTRIC	?
BGA_TBT_AREA	*	0.075MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_TBT	BGA_TBT_AREA
TBT_I2C	*	*	TBT_I2C_ISO
TBT_SPI	*	*	TBT_SPI_ISO
TBTDP	*	*	TBTDP_ISO
TBT_GEN	*	*	TBT_GEN_ISO

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_ISO	*	=6.7X_DIELECTRIC	?

MAX LENGTH OF DISPLAYPORT TRACES: 6 INCHES

DISPLAYPORT INTRA-PAIR MATCHING SHOULD BE 1 PS. INTER-PAIR MATCHING SHOULD BE WITHIN 150 PS.
DISPLAYPORT AUX CHANNEL INTRA-PAIR MATCHING SHOULD BE 5 PS.

TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing	
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0> NO TEST+TRUE 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0> NO TEST+TRUE 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0> NO TEST+TRUE 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0> NO TEST+TRUE 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C P 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH C N 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH P 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK0 AUXCH N 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0> NO TEST+TRUE 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0> NO TEST+TRUE 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0> NO TEST+TRUE 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0> NO TEST+TRUE 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C P 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH C N 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH P 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSNK1 AUXCH N 36 90
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML P<3..0> NO TEST+TRUE 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML N<3..0> NO TEST+TRUE 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0> NO TEST+TRUE 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0> NO TEST+TRUE 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH P 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH N 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUX C P 75 75
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUX C N 75 75
TBT_I2C_55S	TBT_I2C	TBT_I2C	I2C TBTETR_SCL 36 50
TBT_I2C_55S	TBT_I2C	TBT_I2C	I2C TBTETR_SDA 36 50
TBT_SPI_CLK	TBT_SPI	TBT_SPI	TBT_SPI_CLK 36 36
TBT_SPI_MOSI	TBT_SPI	TBT_SPI	TBT_SPI_MOSI 36 36
TBT_SPI_MISO	TBT_SPI	TBT_SPI	TBT_SPI_MISO 36 36
TBT_SPI_CS_L	TBT_SPI	TBT_SPI	TBT_SPI_CS_L 36 36
TBT_GEN_55S	TBT_GEN	TBT_GEN	TBT_A_CONFIG1 BUF 36 77
TBT_GEN_55S	TBT_GEN	TBT_GEN	TBT_A_CONFIG2 RC 36 77
TBT_GEN_55S	TBT_GEN	TBT_GEN	TBT_B_CONFIG1 BUF 36 79
TBT_GEN_55S	TBT_GEN	TBT_GEN	TBT_B_CONFIG2 RC 36 79
TBT_GEN_55S	TBT_GEN	TBT_GEN	TBT_A_LSTX 36 77
TBT_GEN_55S	TBT_GEN	TBT_GEN	TBT_A_LSRX 36 77
TBT_GEN_55S	TBT_GEN	TBT_GEN	TBT_B_LSTX 36 79
TBT_GEN_55S	TBT_GEN	TBT_GEN	TBT_B_LSRX 36 79
TBT_GEN_55S	TBT_GEN	TBT_GEN	DP TBTSNK0 HPD 36 90
TBT_GEN_55S	TBT_GEN	TBT_GEN	DP TBTSNK1 HPD 36 90
TBT_GEN_55S	TBT_GEN	TBT_GEN	DP TBTSRC HPD 36 75
TBT_GEN_55S	TBT_GEN	TBT_GEN	DP TBTSNK0 DDC CLK 76 92
TBT_GEN_55S	TBT_GEN	TBT_GEN	DP TBTSNK0 DDC DATA 76 92
TBT_GEN_55S	TBT_GEN	TBT_GEN	DP TBTSNK1 DDC CLK 76 91
TBT_GEN_55S	TBT_GEN	TBT_GEN	DP TBTSNK1 DDC DATA 76 91
TBT_GEN_55S	TBT_GEN	TBT_GEN	VIDEO_ON 74 78
TBT_GEN_55S	TBT_GEN	TBT_GEN	VIDEO_ON_L 5 78
TBT_GEN_55S	TBT_GEN	TBT_GEN	BDV_BKL_PWM 48 75
TBT_GEN_55S	TBT_GEN	TBT_GEN	GPU_LCD_BKLT_PWM 75 91
TBT_GEN_55S	TBT_GEN	TBT_GEN	LCD_BL_PWM 75 75
TBT_GEN_55S	TBT_GEN	TBT_GEN	LCD_BL_FLIT 75 75
TBT_GEN_55S	TBT_GEN	TBT_GEN	LCD_BKLT_PWM 75 80

*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set	Physical	Spacing	
DP_INT_PNL_EG_ML_MIX	DP_85D	DISPLAYPORT	DP INT EG ML P<3..0> NO TEST+TRUE 75 90
DP_INT_PNL_EG_ML_MIX	DP_85D	DISPLAYPORT	DP INT EG ML N<3..0> NO TEST+TRUE 75 90
DP_INT_PNL_EG_AUX_MIX	DP_85D	DISPLAYPORT	DP INT EG AUX P 75 90
DP_INT_PNL_EG_AUX_MIX	DP_85D	DISPLAYPORT	DP INT EG AUX N 75 90
DP_INT_PNL_EG_AUX_MIX	DP_85D	DISPLAYPORT	DP INT EG AUX C P 75 75
DP_INT_PNL_EG_AUX_MIX	DP_85D	DISPLAYPORT	DP INT EG AUX C N 75 75
DP_INT_PNL_ML_C_P<3..0>	DP_85D	DISPLAYPORT	DP INT_PNL ML C P<3..0> NO TEST+TRUE 75 75
DP_INT_PNL_ML_C_N<3..0>	DP_85D	DISPLAYPORT	DP INT_PNL ML C N<3..0> NO TEST+TRUE 75 75
DP_INT_PNL_ML_P<3..0>	DP_85D	DISPLAYPORT	DP INT_PNL ML P<3..0> NO TEST+TRUE 75 78
DP_INT_PNL_ML_N<3..0>	DP_85D	DISPLAYPORT	DP INT_PNL ML N<3..0> NO TEST+TRUE 75 78
DP_INT_PNL_AUX_P	DP_85D	DISPLAYPORT	DP INT_PNL AUX P 75 78
DP_INT_PNL_AUX_N	DP_85D	DISPLAYPORT	DP INT_PNL AUX N 75 78
DP_INT_SPDIF_AUDIO	HDA		DP INT SPDIF AUDIO 46 78

TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
TBT_A_R2D	TBTDP_90D	TBTDP	TBT A R2D C P<0> NO TEST+TRUE 36 77
TBT_A_R2D	TBTDP_90D	TBTDP	TBT A R2D C N<0> NO TEST+TRUE 36 77
TBT_A_R2D_PINV	TBTDP_90D	TBTDP	TBT A R2D C N<1> NO TEST+TRUE 36 77
TBT_A_R2D_PINV	TBTDP_90D	TBTDP	TBT A R2D C P<1> NO TEST+TRUE 36 77
TBTDP_90D	TBTDP_90D	TBTDP	TBT A R2D P<1..0> NO TEST+TRUE 77 77
TBTDP_90D	TBTDP_90D	TBTDP	TBT A R2D N<1..0> NO TEST+TRUE 77 77
DP_TBTPA_ML_1	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1> NO TEST+TRUE 36 77
DP_TBTPA_ML_1	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1> NO TEST+TRUE 36 77
DP_TBTPA_ML_3	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3> NO TEST+TRUE 36 77
DP_TBTPA_ML_3	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3> NO TEST+TRUE 36 77
DP_TBTPA_ML_P<1>	DP_85D	DISPLAYPORT	DP TBTPA ML P<1> NO TEST+TRUE 77 77
DP_TBTPA_ML_N<1>	DP_85D	DISPLAYPORT	DP TBTPA ML N<1> NO TEST+TRUE 77 77
DP_TBTPA_ML_P<3>	DP_85D	DISPLAYPORT	DP TBTPA ML P<3> NO TEST+TRUE 77 77
DP_TBTPA_ML_N<3>	DP_85D	DISPLAYPORT	DP TBTPA ML N<3> NO TEST+TRUE 77 77
DP_A_LSX_ML_P<1>	DP_85D	DISPLAYPORT	DP A LSX ML P<1> 77 77
DP_A_LSX_ML_N<1>	DP_85D	DISPLAYPORT	DP A LSX ML N<1> 77 77
TBT_A_D2R_C_P<1..0>	TBTDP_90D	TBTDP	TBT A D2R C P<1..0> NO TEST+TRUE 77 77
TBT_A_D2R_C_N<1..0>	TBTDP_90D	TBTDP	TBT A D2R C N<1..0> NO TEST+TRUE 77 77
TBT_A_D2R_P<1>	TBTDP_90D	TBTDP	TBT A D2R P<1> NO TEST+TRUE 36 77
TBT_A_D2R_N<1>	TBTDP_90D	TBTDP	TBT A D2R N<1> NO TEST+TRUE 36 77
TBT_A_D2R_P<0>	TBTDP_90D	TBTDP	TBT A D2R P<0> NO TEST+TRUE 36 77
TBT_A_D2R_N<0>	TBTDP_90D	TBTDP	TBT A D2R N<0> NO TEST+TRUE 36 77
DP_TBTPA_AUXCH_C_P	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C P 36 77
DP_TBTPA_AUXCH_C_N	DP_85D	DISPLAYPORT	DP TBTPA AUXCH C N 36 77
DP_TBTPA_AUXCH_P	DP_85D	DISPLAYPORT	DP TBTPA AUXCH P 77 77
DP_TBTPA_AUXCH_N	DP_85D	DISPLAYPORT	DP TBTPA AUXCH N 77 77
DP_A_AUXCH_DDC_P	DP_85D	DISPLAYPORT	DP A AUXCH DDC P 77 77
DP_A_AUXCH_DDC_N	DP_85D	DISPLAYPORT	DP A AUXCH DDC N 77 77
TBT_A_D2R1_AUXDDC_P	TBTDP_90D	TBTDP	TBT A D2R1 AUXDDC P NO TEST+TRUE 77 77
TBT_A_D2R1_AUXDDC_N	TBTDP_90D	TBTDP	TBT A D2R1 AUXDDC N NO TEST+TRUE 77 77
TBT_B_R2D	TBTDP_90D	TBTDP	TBT B R2D C P<1..0> NO TEST+TRUE 36 79
TBT_B_R2D	TBTDP_90D	TBTDP	TBT B R2D C N<1..0> NO TEST+TRUE 36 79
TBTDP_90D	TBTDP_90D	TBTDP	TBT B R2D P<1..0> NO TEST+TRUE 79 79
TBTDP_90D	TBTDP_90D	TBTDP	TBT B R2D N<1..0> NO TEST+TRUE 79 79
DP_TBTPB_ML_1	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1> NO TEST+TRUE 36 79
DP_TBTPB_ML_1	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1> NO TEST+TRUE 36 79
DP_TBTPB_ML_3	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3> NO TEST+TRUE 36 79
DP_TBTPB_ML_3	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3> NO TEST+TRUE 36 79
DP_TBTPB_ML_P<1>	DP_85D	DISPLAYPORT	DP TBTPB ML P<1> NO TEST+TRUE 79 79
DP_TBTPB_ML_P<3>	DP_85D	DISPLAYPORT	DP TBTPB ML P<3> NO TEST+TRUE 79 79
DP_TBTPB_ML_N<1>	DP_85D	DISPLAYPORT	DP TBTPB ML N<1> NO TEST+TRUE 79 79
DP_TBTPB_ML_N<3>	DP_85D	DISPLAYPORT	DP TBTPB ML N<3> NO TEST+TRUE 79 79
DP_B_LSX_ML_P<1>	DP_85D	DISPLAYPORT	DP B LSX ML P<1> NO TEST+TRUE 79 79
DP_B_LSX_ML_N<1>	DP_85D	DISPLAYPORT	DP B LSX ML N<1> NO TEST+TRUE 79 79
TBT_B_D2R_C_P<1..0>	TBTDP_90D	TBTDP	TBT B D2R C P<1..0> NO TEST+TRUE 79 79
TBT_B_D2R_C_N<1..0>	TBTDP_90D	TBTDP	TBT B D2R C N<1..0> NO TEST+TRUE 79 79
TBT_B_D2R_P<1>	TBTDP_90D	TBTDP	TBT B D2R P<1> NO TEST+TRUE 36 79
TBT_B_D2R_N<1>	TBTDP_90D	TBTDP	TBT B D2R N<1> NO TEST+TRUE 36 79
TBT_B_D2R_P<0>	TBTDP_90D	TBTDP	TBT B D2R P<0> NO TEST+TRUE 36 79
TBT_B_D2R_N<0>	TBTDP_90D	TBTDP	TBT B D2R N<0> NO TEST+TRUE 36 79
DP_TBTPB_AUXCH_C_P	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C P 36 79
DP_TBTPB_AUXCH_C_N	DP_85D	DISPLAYPORT	DP TBTPB AUXCH C N 36 79
DP_TBTPB_AUXCH_P	DP_85D	DISPLAYPORT	DP TBTPB AUXCH P 79 79
DP_TBTPB_AUXCH_N	DP_85D	DISPLAYPORT	DP TBTPB AUXCH N 79 79
DP_B_AUXCH_DDC_P	DP_85D	DISPLAYPORT	DP B AUXCH DDC P 79 79
DP_B_AUXCH_DDC_N	DP_85D	DISPLAYPORT	DP B AUXCH DDC N 79 79
TBT_B_D2R1_AUXDDC_P	TBTDP_90D	TBTDP	TBT B D2R1 AUXDDC P NO TEST+TRUE 79 79
TBT_B_D2R1_AUXDDC_N	TBTDP_90D	TBTDP	TBT B D2R1 AUXDDC N NO TEST+TRUE 79 79

A

B

C

D

GDDR5

GDDR5-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12 MM	=STANDARD	=STANDARD
GDDR_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	*	GDDR_45S
GDDR_ADBI_PHY	*	GDDR_45S
GDDR_CTRL_PHY	*	GDDR_45S
GDDR_CLK_PHY	*	GDDR_80D
GDDR_DQ_PHY	*	GDDR_45S
GDDR_EDC_PHY	*	GDDR_45S
GDDR_DBI_PHY	*	GDDR_45S
GDDR_WCK_PHY	*	GDDR_80D

Main Segment Min Spacing Rules for 4.5 Gbps or Less (AMD Doc# 49919)

Trace-to-Trace		Isolation		Strip Design		Comments
Table	Micro Design	Strip Design	Micro Design	Strip Design	Strip Design	
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1
5-6/5-7	2:1	2:1	2:1	2:1	5:1	5:1
5-6/5-7	5:1	5:1	5:1	5:1	5:1	5:1
5-6/5-7	3:1	3:1	3:1	3:1	5:1	5:1
5-6/5-7	7:1	7:1	7:1	7:1	7:1	7:1
5-6/5-7	3:1	3:1	3:1	3:1	5:1	5:1
5-6/5-7	5:1	5:1	5:1	5:1	5:1	5:1

Memory address (MA). Implmented 4.5 Gbps or less rules for K70.

Address dynamic bus inversion (ADBI)

Control (CTRL)

Clock (CLK)

Data (DQ)

Error detection pins (EDC). Using larger isolation rules,

Data dynamic bus inversion (DBI)

Forwarded clock (WCK)

GDDR5-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_ISO	*	=3X_DIELECTRIC	?
GDDR_ISO	TOP,BOTTOM	=5x_DIELECTRIC	?
GDDR_MA2MA	*	=2x_DIELECTRIC	?
GDDR_MA2MA	TOP,BOTTOM	=3X_DIELECTRIC	?
GDDR_ADBI2ADBI	*	=2x_DIELECTRIC	?
GDDR_ADBI2ADBI	TOP,BOTTOM	=2x_DIELECTRIC	?
GDDR_CTRL2CTRL	*	=2x_DIELECTRIC	?
GDDR_CTRL2CTRL	TOP,BOTTOM	=2x_DIELECTRIC	?
GDDR_CLK2CLK	*	=3X_DIELECTRIC	?
GDDR_CLK2CLK	TOP,BOTTOM	=5x_DIELECTRIC	?

Constraints (x in {A, B}, y in {0, 1})
Memory Address: Mxxy[8:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_**_MA	*	*	GDDR_ISO
GDDR_**_MA	=SAME	*	GDDR_MA2MA

Address Dynamic Bus Inversion: ADBIx

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_**_ADBI	*	*	GDDR_ISO
GDDR_**_ADBI	=SAME	*	GDDR_ADBI2ADBI

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_CTRL	*	*	GDDR_ISO
GDDR_**_CTRL	*	*	GDDR_ISO
GDDR_**_CTRL	=SAME	*	GDDR_CTRL2CTRL

Clock: CKxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_**_CLK	*	*	GDDR_ISO
GDDR_**_CLK	=SAME	*	GDDR_CLK2CLK

GPU

GPU-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_GPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

GPU-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_GPU_ISO	*	=4:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_GPU	*	*	CLK_GPU_ISO

Data: DQxy[31:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_**_DQ	*	*	GDDR_ISO
GDDR_**_DQ	=SAME	*	GDDR_DQ2DQ

Error Detection: EDCxy[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_**_EDC	*	*	GDDR_EDC_ISO
GDDR_**_EDC	=SAME	*	GDDR_EDC2EDC

Data Dynamic Bus Inversion: DDBIx[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_**_DBI	*	*	GDDR_ISO
GDDR_**_DBI	=SAME	*	GDDR_DBI2DBI

Forwarded Clock: WCKxy[1:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_**_WCK	*	*	GDDR_ISO
GDDR_**_WCK	=SAME	*	GDDR_WCK2WCK

GDDR5 Frame Buffer A

Electrical Constraint Set		Physical	Spacing
Memory Address			
FE60	GDDR A0 MA	GDDR_MA_PHY	GDDR A 0 MA
FE61	GDDR A1 MA	GDDR_MA_PHY	GDDR A 1 MA
Address Dynamic Bus Inv			
FE60	GDDR A0 ADBI	GDDR_ADBI_PHY	GDDR A 0 ADBI
FE61	GDDR A1 ADBI	GDDR_ADBI_PHY	GDDR A 1 ADBI
Control			
FE60	GDDR A0 CKE	GDDR_CTRL_PHY	GDDR A 0 CTRL
FE60	GDDR A0 CTRL	GDDR_CTRL_PHY	GDDR A 0 CTRL
FE60	GDDR A0 CTRL	GDDR_CTRL_PHY	GDDR A 0 CTRL
FE60	GDDR A0 CTRL	GDDR_CTRL_PHY	GDDR A 0 CTRL
FE60	GDDR A0 CTRL	GDDR_CTRL_PHY	GDDR A 0 CTRL
FE60	GDDR A1 CKE	GDDR_CTRL_PHY	GDDR A 1 CTRL
FE60	GDDR A1 CTRL	GDDR_CTRL_PHY	GDDR A 1 CTRL
FE60	GDDR A1 CTRL	GDDR_CTRL_PHY	GDDR A 1 CTRL
FE60	GDDR A1 CTRL	GDDR_CTRL_PHY	GDDR A 1 CTRL
FE60	GDDR A1 CTRL	GDDR_CTRL_PHY	GDDR A 1 CTRL
Clock			
FE60	GDDR A0 CLK	GDDR_CLK_PHY	GDDR A 0 CLK
FE60	GDDR A0 CLK	GDDR_CLK_PHY	GDDR A 0 CLK
FE60	GDDR A1 CLK	GDDR_CLK_PHY	GDDR A 1 CLK
FE60	GDDR A1 CLK	GDDR_CLK_PHY	GDDR A 1 CLK
Data			
FE60	GDDR A0 DQ BYTE0	GDDR_DQ_PHY	GDDR A 0 DQ
FE60	GDDR A0 DQ BYTE1	GDDR_DQ_PHY	GDDR A 0 DQ
FE60	GDDR A0 DQ BYTE2	GDDR_DQ_PHY	GDDR A 0 DQ
FE60	GDDR A0 DQ BYTE3	GDDR_DQ_PHY	GDDR A 0 DQ
FE60	GDDR A1 DQ BYTE0	GDDR_DQ_PHY	GDDR A 1 DQ
FE60	GDDR A1 DQ BYTE1	GDDR_DQ_PHY	GDDR A 1 DQ
FE60	GDDR A1 DQ BYTE2	GDDR_DQ_PHY	GDDR A 1 DQ
FE60	GDDR A1 DQ BYTE3	GDDR_DQ_PHY	GDDR A 1 DQ
Error Detection			
FE60	GDDR A0 EDC0	GDDR_EDC_PHY	GDDR A 0 EDC
FE60	GDDR A0 EDC1	GDDR_EDC_PHY	GDDR A 0 EDC
FE60	GDDR A0 EDC2	GDDR_EDC_PHY	GDDR A 0 EDC
FE60	GDDR A0 EDC3	GDDR_EDC_PHY	GDDR A 0 EDC
FE60	GDDR A1 EDC0	GDDR_EDC_PHY	GDDR A 1 EDC
FE60	GDDR A1 EDC1	GDDR_EDC_PHY	GDDR A 1 EDC
FE60	GDDR A1 EDC2	GDDR_EDC_PHY	GDDR A 1 EDC
FE60	GDDR A1 EDC3	GDDR_EDC_PHY	GDDR A 1 EDC
Data Dynamic Bus Inv			
FE60	GDDR A0 DBI0	GDDR_DBI_PHY	GDDR A 0 DBI
FE60	GDDR A0 DBI1	GDDR_DBI_PHY	GDDR A 0 DBI
FE60	GDDR A0 DBI2	GDDR_DBI_PHY	GDDR A 0 DBI
FE60	GDDR A0 DBI3	GDDR_DBI_PHY	GDDR A 0 DBI
FE60	GDDR A1 DBI0	GDDR_DBI_PHY	GDDR A 1 DBI
FE60	GDDR A1 DBI1	GDDR_DBI_PHY	GDDR A 1 DBI
FE60	GDDR A1 DBI2	GDDR_DBI_PHY	GDDR A 1 DBI
FE60	GDDR A1 DBI3	GDDR_DBI_PHY	GDDR A 1 DBI
Forwarded Clock			
FE60	GDDR A0 WCK0	GDDR_WCK_PHY	GDDR A 0 WCK
FE60	GDDR A0 WCK0	GDDR_WCK_PHY	GDDR A 0 WCK
FE60	GDDR A0 WCK1	GDDR_WCK_PHY	GDDR A 0 WCK
FE60	GDDR A0 WCK1	GDDR_WCK_PHY	GDDR A 0 WCK
FE60	GDDR A1 WCK0	GDDR_WCK_PHY	GDDR A 1 WCK
FE60	GDDR A1 WCK0	GDDR_WCK_PHY	GDDR A 1 WCK
FE60	GDDR A1 WCK1	GDDR_WCK_PHY	GDDR A 1 WCK
FE60	GDDR A1 WCK1	GDDR_WCK_PHY	GDDR A 1 WCK

GPU

Electrical Constraint Set		Physical	Spacing
Clocks			
FE70	CLK_GPU_55S	CLK_GPU	PEX TSTCLK O_PL
FE70	CLK_GPU_55S	CLK_GPU	PEX TSTCLK O_NG
FE70	CLK_GPU_55S	CLK_GPU	GPU TESTMODE
FE70	CLK_GPU_55S	CLK_GPU	GPU PEX THERM
FE70	CLK_GPU_55S	CLK_GPU	FB A0 CK MID
FE70	CLK_GPU_55S	CLK_GPU	FB A1 CK MID
FE70	CLK_GPU_55S	CLK_GPU	FB B0 CK MID
FE70	CLK_GPU_55S	CLK_GPU	FB B1 CK MID
FE70	CLK_GPU_55S	CLK_GPU	FB C0 CK MID
FE70	CLK_GPU_55S	CLK_GPU	FB C1 CK MID
FE70	CLK_GPU_55S	CLK_GPU	FB D0 CK MID
FE70	CLK_GPU_55S	CLK_GPU	FB D1 CK MID
FE70	CLK_GPU_55S	CLK_GPU	GPU JTAG TCK
FE70	CLK_GPU_55S	CLK_GPU	GPU ROM SCLK
FE70	CLK_GPU_55S	CLK_GPU	GPU ROM SCLK R
FE70	CLK_GPU_55S	CLK_GPU	GPU OSC 27M XTAL P
FE70	CLK_GPU_55S	CLK_GPU	GPU OSC 27M XTAL N
SMB			
FE70	SMB_PHY	SMB	GPU SMB CLK
FE70	SMB_PHY	SMB	GPU SMB DAT
FE70	SMB_PHY	SMB	GPU SMB CLK R
FE70	SMB_PHY	SMB	GPU SMB DAT R
PcTe Compensation			
FE70	PCIE_50S	COMP_PCIE	FB CAL_PD_VDDQ
FE70	PCIE_50S	COMP_PCIE	FB CAL_PU_GND
FE70	PCIE_50S	COMP_PCIE	FB CAL_TERM_GND

GDDR5 Frame Buffer B

Electrical Constraint Set		Physical	Spacing
Memory Address			
FE60	GDDR B0 MA	GDDR_MA_PHY	GDDR B 0 MA
FE60	GDDR B1 MA	GDDR_MA_PHY	GDDR B 1 MA
Address Dynamic Bus Inv			
FE60	GDDR B0 ADBI	GDDR_ADBI_PHY	GDDR B 0 ADBI
FE60	GDDR B1 ADBI	GDDR_ADBI_PHY	GDDR B 1 ADBI
Control			
FE60	GDDR B0 CKE	GDDR_CTRL_PHY	GDDR B 0 CTRL
FE60	GDDR B0 CTRL	GDDR_CTRL_PHY	GDDR B 0 CTRL
FE60	GDDR B0 CTRL	GDDR_CTRL_PHY	GDDR B 0 CTRL
FE60	GDDR B0 CTRL	GDDR_CTRL_PHY	GDDR B 0 CTRL
FE60	GDDR B0 CTRL	GDDR_CTRL_PHY	GDDR B 0 CTRL
FE60	GDDR B1 CKE	GDDR_CTRL_PHY	GDDR B 1 CTRL
FE60	GDDR B1 CTRL	GDDR_CTRL_PHY	GDDR B 1 CTRL
FE60	GDDR B1 CTRL	GDDR_CTRL_PHY	GDDR B 1 CTRL
FE60	GDDR B1 CTRL	GDDR_CTRL_PHY	GDDR B 1 CTRL
FE60	GDDR B1 CTRL	GDDR_CTRL_PHY	GDDR B 1 CTRL
Clock			
FE60	GDDR B0 CLK	GDDR_CLK_PHY	GDDR B 0 CLK
FE60	GDDR B0 CLK	GDDR_CLK_PHY	GDDR B 0 CLK
FE60	GDDR B1 CLK	GDDR_CLK_PHY	GDDR B 1 CLK
FE60	GDDR B1 CLK	GDDR_CLK_PHY	GDDR B 1 CLK
Data			
FE60	GDDR B0 DQ BYTE0	GDDR_DQ_PHY	GDDR B 0 DQ
FE60	GDDR B0 DQ BYTE1	GDDR_DQ_PHY	GDDR B 0 DQ
FE60	GDDR B0 DQ BYTE2	GDDR_DQ_PHY	GDDR B 0 DQ
FE60	GDDR B0 DQ BYTE3	GDDR_DQ_PHY	GDDR B 0 DQ
FE60	GDDR B1 DQ BYTE0	GDDR_DQ_PHY	GDDR B 1 DQ
FE60	GDDR B1 DQ BYTE1	GDDR_DQ_PHY	GDDR B 1 DQ
FE60	GDDR B1 DQ BYTE2	GDDR_DQ_PHY	GDDR B 1 DQ
FE60	GDDR B1 DQ BYTE3	GDDR_DQ_PHY	GDDR B 1 DQ
Error Detection			
FE60	GDDR B0 EDC0	GDDR_EDC_PHY	GDDR B 0 EDC
FE60	GDDR B0 EDC1	GDDR_EDC_PHY	GDDR B 0 EDC
FE60	GDDR B0 EDC2	GDDR_EDC_PHY	GDDR B 0 EDC
FE60	GDDR B0 EDC3	GDDR_EDC_PHY	GDDR B 0 EDC
FE60	GDDR B1 EDC0	GDDR_EDC_PHY	GDDR B 1 EDC
FE60	GDDR B1 EDC1	GDDR_EDC_PHY	GDDR B 1 EDC
FE60	GDDR B1 EDC2	GDDR_EDC_PHY	GDDR B 1 EDC
FE60	GDDR B1 EDC3	GDDR_EDC_PHY	GDDR B 1 EDC
Data Dynamic Bus Inv			
FE60	GDDR B0 DBI0	GDDR_DBI_PHY	GDDR B 0 DBI
FE60	GDDR B0 DBI1	GDDR_DBI_PHY	GDDR B 0 DBI
FE60	GDDR B0 DBI2	GDDR_DBI_PHY	GDDR B 0 DBI
FE60	GDDR B0 DBI3	GDDR_DBI_PHY	GDDR B 0 DBI
FE60	GDDR B1 DBI0	GDDR_DBI_PHY	GDDR B 1 DBI
FE60	GDDR B1 DBI1	GDDR_DBI_PHY	GDDR B 1 DBI
FE60	GDDR B1 DBI2	GDDR_DBI_PHY	GDDR B 1 DBI
FE60	GDDR B1 DBI3	GDDR_DBI_PHY	GDDR B 1 DBI
Forwarded Clock			
FE60	GDDR B0 WCK0	GDDR_WCK_PHY	GDDR B 0 WCK
FE60	GDDR B0 WCK0	GDDR_WCK_PHY	GDDR B 0 WCK
FE60	GDDR B0 WCK1	GDDR_WCK_PHY	GDDR B 0 WCK
FE60	GDDR B0 WCK1	GDDR_WCK_PHY	GDDR B 0 WCK
FE60	GDDR B1 WCK0	GDDR_WCK_PHY	GDDR B 1 WCK
FE60	GDDR B1 WCK0	GDDR_WCK_PHY	GDDR B 1 WCK
FE60	GDDR B1 WCK1	GDDR_WCK_PHY	GDDR B 1 WCK
FE60	GDDR B1 WCK1	GDDR_WCK_PHY	GDDR B 1 WCK

Frame Buffer Reset


Electrical Constraint Set		Physical	Spacing
Reset			
FE40	GDDR A0 RESET	GDDR_CTRL	GDDR A0 RESET L
FE40	GDDR A1 RESET	GDDR_CTRL	FB A0 RESET L
FE40	GDDR B0 RESET	GDDR_CTRL	FB B0 RESET L
FE40	GDDR B1 RESET	GDDR_CTRL	FB B1 RESET L
FE40	GDDR C0 RESET	GDDR_CTRL	FB C0 RESET L
FE40	GDDR C1 RESET	GDDR_CTRL	FB C1 RESET L
FE40	GDDR D0 RESET	GDDR_CTRL	FB D0 RESET L
FE40	GDDR D1 RESET	GDDR_CTRL	FB D1 RESET L

SYNC MASTER=D8 MLB

SYNC DATE=01/11/2012

PAGE TITLE

GDDR5/GPU Constraints

 Apple Inc.

DRAWING NUMBER
051-9505

REVISION
8.0.0

BRANCH
prefsb

PAGE
132 OF 144

SHEET
112 OF 123

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

GDDR5 FRAME BUFFER C

Electrical Contrainst Set		Physical	Spacing		
Memory Address					
FB C0	MA	MA	MA	FB C0 A<8..0>	NO_TEST=TRUE
FB C1	MA	MA	MA	FB C1 A<8..0>	NO_TEST=TRUE
Address Dynamic Bus Inv					
FB C0	ABI	ABI	ABI	FB C0 ABI L	NO_TEST=TRUE
FB C1	ABI	ABI	ABI	FB C1 ABI L	NO_TEST=TRUE
Control					
FB C0	CKE	CTRI	CTRI	FB C0 CKE L	NO_TEST=TRUE
FB C0	CS	CTRI	CTRI	FB C0 CS L	NO_TEST=TRUE
FB C0	WE	CTRI	CTRI	FB C0 WE L	NO_TEST=TRUE
FB C0	CAS	CTRI	CTRI	FB C0 CAS L	NO_TEST=TRUE
FB C0	RAS	CTRI	CTRI	FB C0 RAS L	NO_TEST=TRUE
FB C1	CKE	CTRI	CTRI	FB C1 CKE L	NO_TEST=TRUE
FB C1	CS	CTRI	CTRI	FB C1 CS L	NO_TEST=TRUE
FB C1	WE	CTRI	CTRI	FB C1 WE L	NO_TEST=TRUE
FB C1	CAS	CTRI	CTRI	FB C1 CAS L	NO_TEST=TRUE
FB C1	RAS	CTRI	CTRI	FB C1 RAS L	NO_TEST=TRUE
Clock					
FB C0	CLK	CLK	CLK	FB C0 CLK P	NO_TEST=TRUE
FB C0	CLK	CLK	CLK	FB C0 CLK N	NO_TEST=TRUE
FB C1	CLK	CLK	CLK	FB C1 CLK P	NO_TEST=TRUE
FB C1	CLK	CLK	CLK	FB C1 CLK N	NO_TEST=TRUE
Data					
FB C0	DQ	DQ	DQ	FB C0 DQ<7..0>	NO_TEST=TRUE
FB C0	DQ	DQ	DQ	FB C0 DQ<15..8>	NO_TEST=TRUE
FB C0	DQ	DQ	DQ	FB C0 DQ<23..16>	NO_TEST=TRUE
FB C0	DQ	DQ	DQ	FB C0 DQ<31..24>	NO_TEST=TRUE
FB C1	DQ	DQ	DQ	FB C1 DQ<7..0>	NO_TEST=TRUE
FB C1	DQ	DQ	DQ	FB C1 DQ<15..8>	NO_TEST=TRUE
FB C1	DQ	DQ	DQ	FB C1 DQ<23..16>	NO_TEST=TRUE
FB C1	DQ	DQ	DQ	FB C1 DQ<31..24>	NO_TEST=TRUE
Error Detection					
FB C0	EDC	EDC	EDC	FB C0 EDC<0>	NO_TEST=TRUE
FB C0	EDC	EDC	EDC	FB C0 EDC<1>	NO_TEST=TRUE
FB C0	EDC	EDC	EDC	FB C0 EDC<2>	NO_TEST=TRUE
FB C0	EDC	EDC	EDC	FB C0 EDC<3>	NO_TEST=TRUE
FB C1	EDC	EDC	EDC	FB C1 EDC<0>	NO_TEST=TRUE
FB C1	EDC	EDC	EDC	FB C1 EDC<1>	NO_TEST=TRUE
FB C1	EDC	EDC	EDC	FB C1 EDC<2>	NO_TEST=TRUE
FB C1	EDC	EDC	EDC	FB C1 EDC<3>	NO_TEST=TRUE
Data Dynamic Bus Inv					
FB C0	DBI	DBI	DBI	FB C0 DBI L<0>	NO_TEST=TRUE
FB C0	DBI	DBI	DBI	FB C0 DBI L<1>	NO_TEST=TRUE
FB C0	DBI	DBI	DBI	FB C0 DBI L<2>	NO_TEST=TRUE
FB C0	DBI	DBI	DBI	FB C0 DBI L<3>	NO_TEST=TRUE
FB C1	DBI	DBI	DBI	FB C1 DBI L<0>	NO_TEST=TRUE
FB C1	DBI	DBI	DBI	FB C1 DBI L<1>	NO_TEST=TRUE
FB C1	DBI	DBI	DBI	FB C1 DBI L<2>	NO_TEST=TRUE
FB C1	DBI	DBI	DBI	FB C1 DBI L<3>	NO_TEST=TRUE
Forwarded Clock					
FB C0	WCLK	WCK	WCK	FB C0 WCLK P<0>	NO_TEST=TRUE
FB C0	WCLK	WCK	WCK	FB C0 WCLK N<0>	NO_TEST=TRUE
FB C0	WCLK	WCK	WCK	FB C0 WCLK P<1>	NO_TEST=TRUE
FB C0	WCLK	WCK	WCK	FB C0 WCLK N<1>	NO_TEST=TRUE
FB C1	WCLK	WCK	WCK	FB C1 WCLK P<0>	NO_TEST=TRUE
FB C1	WCLK	WCK	WCK	FB C1 WCLK N<0>	NO_TEST=TRUE
FB C1	WCLK	WCK	WCK	FB C1 WCLK P<1>	NO_TEST=TRUE
FB C1	WCLK	WCK	WCK	FB C1 WCLK N<1>	NO_TEST=TRUE
Memory Address					
FB A0	MA	MA	MA	FB A0 A<12>	NO_TEST=TRUE
FB A1	MA	MA	MA	FB A1 A<12>	NO_TEST=TRUE
FB B0	MA	MA	MA	FB B0 A<12>	NO_TEST=TRUE
FB B1	MA	MA	MA	FB B1 A<12>	NO_TEST=TRUE
FB C0	MA	MA	MA	FB C0 A<12>	NO_TEST=TRUE
FB C1	MA	MA	MA	FB C1 A<12>	NO_TEST=TRUE
FB D0	MA	MA	MA	FB D0 A<12>	NO_TEST=TRUE
FB D1	MA	MA	MA	FB D1 A<12>	NO_TEST=TRUE

GDDR5 FRAME BUFFER D

Electrical Contrainst Set		Physical	Spacing		
Memory Address					
FB D0	MA	MA	MA	FB D0 A<8..0>	NO_TEST=TRUE
FB D1	MA	MA	MA	FB D1 A<8..0>	NO_TEST=TRUE
Address Dynamic Bus Inv					
FB D0	ABI	ABI	ABI	FB D0 ABI L	NO_TEST=TRUE
FB D1	ABI	ABI	ABI	FB D1 ABI L	NO_TEST=TRUE
Control					
FB D0	CKE	CTRI	CTRI	FB D0 CKE L	NO_TEST=TRUE
FB D0	CS	CTRI	CTRI	FB D0 CS L	NO_TEST=TRUE
FB D0	WE	CTRI	CTRI	FB D0 WE L	NO_TEST=TRUE
FB D0	CAS	CTRI	CTRI	FB D0 CAS L	NO_TEST=TRUE
FB D0	RAS	CTRI	CTRI	FB D0 RAS L	NO_TEST=TRUE
FB D1	CKE	CTRI	CTRI	FB D1 CKE L	NO_TEST=TRUE
FB D1	CS	CTRI	CTRI	FB D1 CS L	NO_TEST=TRUE
FB D1	WE	CTRI	CTRI	FB D1 WE L	NO_TEST=TRUE
FB D1	CAS	CTRI	CTRI	FB D1 CAS L	NO_TEST=TRUE
FB D1	RAS	CTRI	CTRI	FB D1 RAS L	NO_TEST=TRUE
Clock					
FB D0	CLK	CLK	CLK	FB D0 CLK P	NO_TEST=TRUE
FB D0	CLK	CLK	CLK	FB D0 CLK N	NO_TEST=TRUE
FB D1	CLK	CLK	CLK	FB D1 CLK P	NO_TEST=TRUE
FB D1	CLK	CLK	CLK	FB D1 CLK N	NO_TEST=TRUE
Data					
FB D0	DQ	DQ	DQ	FB D0 DQ<7..0>	NO_TEST=TRUE
FB D0	DQ	DQ	DQ	FB D0 DQ<15..8>	NO_TEST=TRUE
FB D0	DQ	DQ	DQ	FB D0 DQ<23..16>	NO_TEST=TRUE
FB D0	DQ	DQ	DQ	FB D0 DQ<31..24>	NO_TEST=TRUE
FB D1	DQ	DQ	DQ	FB D1 DQ<7..0>	NO_TEST=TRUE
FB D1	DQ	DQ	DQ	FB D1 DQ<15..8>	NO_TEST=TRUE
FB D1	DQ	DQ	DQ	FB D1 DQ<23..16>	NO_TEST=TRUE
FB D1	DQ	DQ	DQ	FB D1 DQ<31..24>	NO_TEST=TRUE
Error Detection					
FB D0	EDC	EDC	EDC	FB D0 EDC<0>	NO_TEST=TRUE
FB D0	EDC	EDC	EDC	FB D0 EDC<1>	NO_TEST=TRUE
FB D0	EDC	EDC	EDC	FB D0 EDC<2>	NO_TEST=TRUE
FB D0	EDC	EDC	EDC	FB D0 EDC<3>	NO_TEST=TRUE
FB D1	EDC	EDC	EDC	FB D1 EDC<0>	NO_TEST=TRUE
FB D1	EDC	EDC	EDC	FB D1 EDC<1>	NO_TEST=TRUE
FB D1	EDC	EDC	EDC	FB D1 EDC<2>	NO_TEST=TRUE
FB D1	EDC	EDC	EDC	FB D1 EDC<3>	NO_TEST=TRUE
Data Dynamic Bus Inv					
FB D0	DBI	DBI	DBI	FB D0 DBI L<0>	NO_TEST=TRUE
FB D0	DBI	DBI	DBI	FB D0 DBI L<1>	NO_TEST=TRUE
FB D0	DBI	DBI	DBI	FB D0 DBI L<2>	NO_TEST=TRUE
FB D0	DBI	DBI	DBI	FB D0 DBI L<3>	NO_TEST=TRUE
FB D1	DBI	DBI	DBI	FB D1 DBI L<0>	NO_TEST=TRUE
FB D1	DBI	DBI	DBI	FB D1 DBI L<1>	NO_TEST=TRUE
FB D1	DBI	DBI	DBI	FB D1 DBI L<2>	NO_TEST=TRUE
FB D1	DBI	DBI	DBI	FB D1 DBI L<3>	NO_TEST=TRUE
Forwarded Clock					
FB D0	WCLK	WCK	WCK	FB D0 WCLK P<0>	NO_TEST=TRUE
FB D0	WCLK	WCK	WCK	FB D0 WCLK N<0>	NO_TEST=TRUE
FB D0	WCLK	WCK	WCK	FB D0 WCLK P<1>	NO_TEST=TRUE
FB D0	WCLK	WCK	WCK	FB D0 WCLK N<1>	NO_TEST=TRUE
FB D1	WCLK	WCK	WCK	FB D1 WCLK P<0>	NO_TEST=TRUE
FB D1	WCLK	WCK	WCK	FB D1 WCLK N<0>	NO_TEST=TRUE
FB D1	WCLK	WCK	WCK	FB D1 WCLK P<1>	NO_TEST=TRUE
FB D1	WCLK	WCK	WCK	FB D1 WCLK N<1>	NO_TEST=TRUE

www.qdzbxw.com

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU CORE PHASES																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>D1D2</th><th>NO_TEST</th><td></td><td></td></tr><tr><td colspan="6">Input Bus</td><td></td><td></td></tr><tr><td>PP12V_S0_GPUCORE_FLT</td><td>POWER_PHY</td><td>POWER</td><td>1.2V</td><td></td><td></td><td>PP12V_S0_GPUCORE_FLT</td><td>96 97 98</td></tr><tr><td>PP5V_S0_GPU_VCORE_VCC</td><td>POWER_PHY</td><td>POWER</td><td>5V</td><td></td><td></td><td>PP5V_S0_GPU_VCORE_VCC</td><td>96</td></tr><tr><td colspan="6">Local Ground</td><td></td><td></td></tr><tr><td>AGND_GPU</td><td>GND_PHY</td><td>GND</td><td>0V</td><td></td><td></td><td>AGND_GPU</td><td>96</td></tr><tr><td colspan="6">Phase 1</td><td></td><td></td></tr><tr><td>REG_LVCC_UB510</td><td>POWER_PHY</td><td>POWER</td><td>1.2V</td><td></td><td></td><td>REG_LVCC_UB510</td><td>97</td></tr><tr><td>REG_UVCC_UB510</td><td>POWER_PHY</td><td>POWER</td><td>1.2V</td><td></td><td></td><td>REG_UVCC_UB510</td><td>97</td></tr><tr><td>REG_PWM_GPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_PWM_GPUCORE_1</td><td>96 97</td></tr><tr><td>VR_GPU_PWM1_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_PWM1_R</td><td>96</td></tr><tr><td>REG_PHASE_GPUCORE_1</td><td>POWER_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_PHASE_GPUCORE_1</td><td>97</td></tr><tr><td>REG_BOOT_GPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_BOOT_GPUCORE_1</td><td>97</td></tr><tr><td>REG_BOOT_GPUCORE_1_RC</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>TRUE</td><td>REG_BOOT_GPUCORE_1_RC</td><td>97</td></tr><tr><td>REG_UGATE_GPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_UGATE_GPUCORE_1</td><td>97</td></tr><tr><td>REG_LGATE_GPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_LGATE</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_LGATE_GPUCORE_1</td><td>97</td></tr><tr><td>REG_SNUBBER_GPUCORE_1</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>TRUE</td><td>REG_SNUBBER_GPUCORE_1</td><td>97</td></tr><tr><td>PPGPUCORE_S0_SENSE_1</td><td>POWER_PHY</td><td>POWER</td><td>0.9V</td><td></td><td></td><td>PPGPUCORE_S0_SENSE_1</td><td>97</td></tr><tr><td>REG_ISEN_GCORE_1_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISEN_GCORE_1_P</td><td>96 97</td></tr><tr><td>REG_ISEN_GCORE_1_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISEN_GCORE_1_N</td><td>96 97</td></tr><tr><td>VR_GPU_ISNS1_R_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS1_R_P</td><td>96</td></tr><tr><td>VR_GPU_ISNS1_R_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS1_R_N</td><td>96</td></tr><tr><td>VR_GPU_ISNS1_RR_2</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS1_RR_2</td><td>96</td></tr><tr><td colspan="6">Phase 2</td><td></td><td></td></tr><tr><td>REG_LVCC_UB530</td><td>POWER_PHY</td><td>POWER</td><td>1.2V</td><td></td><td></td><td>REG_LVCC_UB530</td><td>97</td></tr><tr><td>REG_PWM_GPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_PWM_GPUCORE_2</td><td>96 97</td></tr><tr><td>VR_GPU_PWM2_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_PWM2_R</td><td>96</td></tr><tr><td>REG_PHASE_GPUCORE_2</td><td>POWER_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_PHASE_GPUCORE_2</td><td>97</td></tr><tr><td>REG_BOOT_GPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_BOOT_GPUCORE_2</td><td>97</td></tr><tr><td>REG_BOOT_GPUCORE_2_RC</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>TRUE</td><td>REG_BOOT_GPUCORE_2_RC</td><td>97</td></tr><tr><td>REG_UGATE_GPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_UGATE_GPUCORE_2</td><td>97</td></tr><tr><td>REG_LGATE_GPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_LGATE</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_LGATE_GPUCORE_2</td><td>97</td></tr><tr><td>REG_SNUBBER_GPUCORE_2</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>TRUE</td><td>REG_SNUBBER_GPUCORE_2</td><td>97</td></tr><tr><td>PPGPUCORE_S0_SENSE_2</td><td>POWER_PHY</td><td>POWER</td><td>0.9V</td><td></td><td></td><td>PPGPUCORE_S0_SENSE_2</td><td>97</td></tr><tr><td>REG_ISEN_GCORE_2_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISEN_GCORE_2_P</td><td>96 97</td></tr><tr><td>REG_ISEN_GCORE_2_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISEN_GCORE_2_N</td><td>96 97</td></tr><tr><td>VR_GPU_ISNS2_R_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS2_R_P</td><td>96</td></tr><tr><td>VR_GPU_ISNS2_R_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS2_R_N</td><td>96</td></tr><tr><td>VR_GPU_ISNS2_RR_2</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS2_RR_2</td><td>96</td></tr><tr><td colspan="6">Phase 3</td><td></td><td></td></tr><tr><td>REG_VCC_UB550</td><td>POWER_PHY</td><td>POWER</td><td>1.2V</td><td></td><td></td><td>REG_VCC_UB550</td><td>97</td></tr><tr><td>REG_UVCC_UB550</td><td>POWER_PHY</td><td>POWER</td><td>1.2V</td><td></td><td></td><td>REG_UVCC_UB550</td><td>97</td></tr><tr><td>REG_LVCC_UB550</td><td>POWER_PHY</td><td>POWER</td><td>1.2V</td><td></td><td></td><td>REG_LVCC_UB550</td><td>97</td></tr><tr><td>REG_PWM_GPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_PWM_GPUCORE_3</td><td>96 97</td></tr><tr><td>VR_GPU_PWM3_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_PWM3_R</td><td>96</td></tr><tr><td>REG_PHASE_GPUCORE_3</td><td>POWER_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_PHASE_GPUCORE_3</td><td>97</td></tr><tr><td>REG_BOOT_GPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_BOOT_GPUCORE_3</td><td>97</td></tr><tr><td>REG_BOOT_GPUCORE_3_RC</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>TRUE</td><td>REG_BOOT_GPUCORE_3_RC</td><td>97</td></tr><tr><td>REG_UGATE_GPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_UGATE_GPUCORE_3</td><td>97</td></tr><tr><td>REG_LGATE_GPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_LGATE</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_LGATE_GPUCORE_3</td><td>97</td></tr><tr><td>REG_SNUBBER_GPUCORE_3</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>TRUE</td><td>REG_SNUBBER_GPUCORE_3</td><td>97</td></tr><tr><td>PPGPUCORE_S0_SENSE_3</td><td>POWER_PHY</td><td>POWER</td><td>0.9V</td><td></td><td></td><td>PPGPUCORE_S0_SENSE_3</td><td>97</td></tr><tr><td>REG_ISEN_GCORE_3_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISEN_GCORE_3_P</td><td>96 97</td></tr><tr><td>REG_ISEN_GCORE_3_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISEN_GCORE_3_N</td><td>96 97</td></tr><tr><td>VR_GPU_ISNS3_R_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS3_R_P</td><td>96</td></tr><tr><td>VR_GPU_ISNS3_R_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS3_R_N</td><td>96</td></tr><tr><td>VR_GPU_ISNS3_RR_2</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS3_RR_2</td><td>96</td></tr><tr><td colspan="6">Phase 4</td><td></td><td></td></tr><tr><td>REG_LVCC_UB650</td><td>POWER_PHY</td><td>POWER</td><td>1.2V</td><td></td><td></td><td>REG_LVCC_UB650</td><td>98</td></tr><tr><td>REG_PWM_GPUCORE_4</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>REG_PWM_GPUCORE_4</td><td>96 98</td></tr><tr><td>VR_GPU_PWM4_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_PWM4_R</td><td>96</td></tr><tr><td>REG_PHASE_GPUCORE_4</td><td>POWER_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_PHASE_GPUCORE_4</td><td>98</td></tr><tr><td>REG_BOOT_GPUCORE_4</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_BOOT_GPUCORE_4</td><td>98</td></tr><tr><td>REG_BOOT_GPUCORE_4_RC</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>TRUE</td><td>REG_BOOT_GPUCORE_4_RC</td><td>98</td></tr><tr><td>REG_UGATE_GPUCORE_4</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_UGATE_GPUCORE_4</td><td>98</td></tr><tr><td>REG_LGATE_GPUCORE_4</td><td>VR_CTL_PHY</td><td>VR_LGATE</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_LGATE_GPUCORE_4</td><td>98</td></tr><tr><td>REG_SNUBBER_GPUCORE_4</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>TRUE</td><td>REG_SNUBBER_GPUCORE_4</td><td>98</td></tr><tr><td>PPGPUCORE_S0_SENSE_4</td><td>POWER_PHY</td><td>POWER</td><td>0.9V</td><td></td><td></td><td>PPGPUCORE_S0_SENSE_4</td><td>98</td></tr><tr><td>REG_ISEN_GCORE_4_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISEN_GCORE_4_P</td><td>96 98</td></tr><tr><td>REG_ISEN_GCORE_4_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>REG_ISEN_GCORE_4_N</td><td>96 98</td></tr><tr><td>VR_GPU_ISNS4_R_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS4_R_P</td><td>96</td></tr><tr><td>VR_GPU_ISNS4_R_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS4_R_N</td><td>96</td></tr><tr><td>VR_GPU_ISNS4_RR_2</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_ISNS4_RR_2</td><td>96</td></tr></table>								Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST			Input Bus								PP12V_S0_GPUCORE_FLT	POWER_PHY	POWER	1.2V			PP12V_S0_GPUCORE_FLT	96 97 98	PP5V_S0_GPU_VCORE_VCC	POWER_PHY	POWER	5V			PP5V_S0_GPU_VCORE_VCC	96	Local Ground								AGND_GPU	GND_PHY	GND	0V			AGND_GPU	96	Phase 1								REG_LVCC_UB510	POWER_PHY	POWER	1.2V			REG_LVCC_UB510	97	REG_UVCC_UB510	POWER_PHY	POWER	1.2V			REG_UVCC_UB510	97	REG_PWM_GPUCORE_1	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_1	96 97	VR_GPU_PWM1_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM1_R	96	REG_PHASE_GPUCORE_1	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_GPUCORE_1	97	REG_BOOT_GPUCORE_1	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_GPUCORE_1	97	REG_BOOT_GPUCORE_1_RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_GPUCORE_1_RC	97	REG_UGATE_GPUCORE_1	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_GPUCORE_1	97	REG_LGATE_GPUCORE_1	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_GPUCORE_1	97	REG_SNUBBER_GPUCORE_1	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_GPUCORE_1	97	PPGPUCORE_S0_SENSE_1	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_1	97	REG_ISEN_GCORE_1_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_1_P	96 97	REG_ISEN_GCORE_1_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_1_N	96 97	VR_GPU_ISNS1_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_P	96	VR_GPU_ISNS1_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_N	96	VR_GPU_ISNS1_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_RR_2	96	Phase 2								REG_LVCC_UB530	POWER_PHY	POWER	1.2V			REG_LVCC_UB530	97	REG_PWM_GPUCORE_2	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_2	96 97	VR_GPU_PWM2_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM2_R	96	REG_PHASE_GPUCORE_2	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_GPUCORE_2	97	REG_BOOT_GPUCORE_2	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_GPUCORE_2	97	REG_BOOT_GPUCORE_2_RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_GPUCORE_2_RC	97	REG_UGATE_GPUCORE_2	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_GPUCORE_2	97	REG_LGATE_GPUCORE_2	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_GPUCORE_2	97	REG_SNUBBER_GPUCORE_2	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_GPUCORE_2	97	PPGPUCORE_S0_SENSE_2	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_2	97	REG_ISEN_GCORE_2_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_2_P	96 97	REG_ISEN_GCORE_2_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_2_N	96 97	VR_GPU_ISNS2_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_P	96	VR_GPU_ISNS2_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_N	96	VR_GPU_ISNS2_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_RR_2	96	Phase 3								REG_VCC_UB550	POWER_PHY	POWER	1.2V			REG_VCC_UB550	97	REG_UVCC_UB550	POWER_PHY	POWER	1.2V			REG_UVCC_UB550	97	REG_LVCC_UB550	POWER_PHY	POWER	1.2V			REG_LVCC_UB550	97	REG_PWM_GPUCORE_3	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_3	96 97	VR_GPU_PWM3_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM3_R	96	REG_PHASE_GPUCORE_3	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_GPUCORE_3	97	REG_BOOT_GPUCORE_3	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_GPUCORE_3	97	REG_BOOT_GPUCORE_3_RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_GPUCORE_3_RC	97	REG_UGATE_GPUCORE_3	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_GPUCORE_3	97	REG_LGATE_GPUCORE_3	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_GPUCORE_3	97	REG_SNUBBER_GPUCORE_3	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_GPUCORE_3	97	PPGPUCORE_S0_SENSE_3	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_3	97	REG_ISEN_GCORE_3_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_3_P	96 97	REG_ISEN_GCORE_3_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_3_N	96 97	VR_GPU_ISNS3_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_P	96	VR_GPU_ISNS3_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_N	96	VR_GPU_ISNS3_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_RR_2	96	Phase 4								REG_LVCC_UB650	POWER_PHY	POWER	1.2V			REG_LVCC_UB650	98	REG_PWM_GPUCORE_4	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_4	96 98	VR_GPU_PWM4_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM4_R	96	REG_PHASE_GPUCORE_4	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_GPUCORE_4	98	REG_BOOT_GPUCORE_4	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_GPUCORE_4	98	REG_BOOT_GPUCORE_4_RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_GPUCORE_4_RC	98	REG_UGATE_GPUCORE_4	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_GPUCORE_4	98	REG_LGATE_GPUCORE_4	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_GPUCORE_4	98	REG_SNUBBER_GPUCORE_4	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_GPUCORE_4	98	PPGPUCORE_S0_SENSE_4	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_4	98	REG_ISEN_GCORE_4_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_4_P	96 98	REG_ISEN_GCORE_4_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_4_N	96 98	VR_GPU_ISNS4_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_P	96	VR_GPU_ISNS4_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_N	96	VR_GPU_ISNS4_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_RR_2	96
Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
PP12V_S0_GPUCORE_FLT	POWER_PHY	POWER	1.2V			PP12V_S0_GPUCORE_FLT	96 97 98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
PP5V_S0_GPU_VCORE_VCC	POWER_PHY	POWER	5V			PP5V_S0_GPU_VCORE_VCC	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
AGND_GPU	GND_PHY	GND	0V			AGND_GPU	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Phase 1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
REG_LVCC_UB510	POWER_PHY	POWER	1.2V			REG_LVCC_UB510	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_UVCC_UB510	POWER_PHY	POWER	1.2V			REG_UVCC_UB510	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_PWM_GPUCORE_1	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_1	96 97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_PWM1_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM1_R	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_PHASE_GPUCORE_1	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_GPUCORE_1	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_BOOT_GPUCORE_1	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_GPUCORE_1	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_BOOT_GPUCORE_1_RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_GPUCORE_1_RC	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_UGATE_GPUCORE_1	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_GPUCORE_1	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_LGATE_GPUCORE_1	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_GPUCORE_1	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_SNUBBER_GPUCORE_1	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_GPUCORE_1	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
PPGPUCORE_S0_SENSE_1	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_1	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISEN_GCORE_1_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_1_P	96 97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISEN_GCORE_1_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_1_N	96 97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS1_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_P	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS1_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_N	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS1_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_RR_2	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Phase 2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
REG_LVCC_UB530	POWER_PHY	POWER	1.2V			REG_LVCC_UB530	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_PWM_GPUCORE_2	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_2	96 97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_PWM2_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM2_R	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_PHASE_GPUCORE_2	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_GPUCORE_2	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_BOOT_GPUCORE_2	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_GPUCORE_2	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_BOOT_GPUCORE_2_RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_GPUCORE_2_RC	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_UGATE_GPUCORE_2	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_GPUCORE_2	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_LGATE_GPUCORE_2	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_GPUCORE_2	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_SNUBBER_GPUCORE_2	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_GPUCORE_2	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
PPGPUCORE_S0_SENSE_2	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_2	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISEN_GCORE_2_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_2_P	96 97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISEN_GCORE_2_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_2_N	96 97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS2_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_P	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS2_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_N	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS2_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_RR_2	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Phase 3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
REG_VCC_UB550	POWER_PHY	POWER	1.2V			REG_VCC_UB550	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_UVCC_UB550	POWER_PHY	POWER	1.2V			REG_UVCC_UB550	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_LVCC_UB550	POWER_PHY	POWER	1.2V			REG_LVCC_UB550	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_PWM_GPUCORE_3	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_3	96 97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_PWM3_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM3_R	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_PHASE_GPUCORE_3	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_GPUCORE_3	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_BOOT_GPUCORE_3	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_GPUCORE_3	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_BOOT_GPUCORE_3_RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_GPUCORE_3_RC	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_UGATE_GPUCORE_3	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_GPUCORE_3	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_LGATE_GPUCORE_3	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_GPUCORE_3	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_SNUBBER_GPUCORE_3	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_GPUCORE_3	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
PPGPUCORE_S0_SENSE_3	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_3	97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISEN_GCORE_3_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_3_P	96 97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISEN_GCORE_3_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_3_N	96 97																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS3_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_P	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS3_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_N	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS3_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_RR_2	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Phase 4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
REG_LVCC_UB650	POWER_PHY	POWER	1.2V			REG_LVCC_UB650	98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_PWM_GPUCORE_4	VR_CTL_PHY	VR_CTL				REG_PWM_GPUCORE_4	96 98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_PWM4_R	VR_CTL_PHY	VR_CTL				VR_GPU_PWM4_R	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_PHASE_GPUCORE_4	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_GPUCORE_4	98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_BOOT_GPUCORE_4	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_GPUCORE_4	98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_BOOT_GPUCORE_4_RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_GPUCORE_4_RC	98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_UGATE_GPUCORE_4	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_GPUCORE_4	98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_LGATE_GPUCORE_4	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_GPUCORE_4	98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_SNUBBER_GPUCORE_4	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_GPUCORE_4	98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
PPGPUCORE_S0_SENSE_4	POWER_PHY	POWER	0.9V			PPGPUCORE_S0_SENSE_4	98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISEN_GCORE_4_P	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_4_P	96 98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_ISEN_GCORE_4_N	SNS_DIFF_PHY	SENSE				REG_ISEN_GCORE_4_N	96 98																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS4_R_P	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_P	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS4_R_N	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_N	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_ISNS4_RR_2	SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_RR_2	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU CORE CONTROLLER																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>D1D2</th><th>NO_TEST</th><td></td><td></td></tr><tr><td colspan="6">ISL6334</td><td></td><td></td></tr><tr><td>VR_GPU_COMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_COMP</td><td>96</td></tr><tr><td>VR_GPU_COMP_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_COMP_R</td><td>96</td></tr><tr><td>VR_GPU_COMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_COMP_RC</td><td>96</td></tr><tr><td>VR_GPU_FB</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_FB</td><td>96</td></tr><tr><td>VR_GPU_FB_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_FB_R</td><td>96</td></tr><tr><td>VR_GPU_VDIFF</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_VDIFF</td><td>96</td></tr><tr><td>VR_VDF_R1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_VDF_R1</td><td>96</td></tr><tr><td>VR_VDF_R2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_VDF_R2</td><td>96</td></tr><tr><td>VR_GPU_TCAMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_TCAMP</td><td>96</td></tr><tr><td>VR_GPU_QFS</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_QFS</td><td>96</td></tr><tr><td>VR_GPU_FS</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_FS</td><td>96</td></tr><tr><td>VR_GPU_EN_VTT</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_EN_VTT</td><td>96</td></tr><tr><td>PM_EN_REG_GPUCORE_S0</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>PM_EN_REG_GPUCORE_S0</td><td>64 96</td></tr><tr><td>PM_PGOOD_REG_GPUCORE_S0</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>PM_PGOOD_REG_GPUCORE_S0</td><td>5 64 96</td></tr><tr><td>GPU_PSI_L</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>GPU_PSI_L</td><td>91 96</td></tr><tr><td>VR_GPU_IOUT</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_IOUT</td><td>96</td></tr><tr><td>VR_GPU_IMON</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_IMON</td><td>51 96 115</td></tr><tr><td>VR_GPU_FAN</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_FAN</td><td>96 115</td></tr><tr><td>VR_GPU_VRDHOT</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_VRDHOT</td><td>96</td></tr><tr><td>VR_GPU_EN_PWR</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_EN_PWR</td><td>96</td></tr><tr><td>VR_GPU_SS</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_SS</td><td>96</td></tr><tr><td>VR_GPU_DAC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_DAC</td><td>96</td></tr><tr><td>VR_GPU_REF</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_REF</td><td>96</td></tr><tr><td>VR_GPU_TM</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_TM</td><td>96</td></tr><tr><td>VR_GPU_IMON</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_IMON</td><td>51 96 115</td></tr><tr><td>VR_GPU_FAN</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_FAN</td><td>96 115</td></tr><tr><td>VR_GPU_VRHOT</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_VRHOT</td><td>96</td></tr><tr><td>GPU_PSI_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>GPU_PSI_R</td><td>91</td></tr><tr><td>GPU_PSI_L_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>GPU_PSI_L_R</td><td>91</td></tr><tr><td>VR_GPU_IMON_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td></td><td>VR_GPU_IMON_R</td><td>96</td></tr><tr><td>VSNS_GPU_VDD</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VSNS_GPU_VDD</td><td>93 96</td></tr><tr><td>VSNS_GPU_VSS</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VSNS_GPU_VSS</td><td>93 96</td></tr><tr><td>VR_GPU_VSEN</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_VSEN</td><td>96</td></tr><tr><td>VR_GPU_RGND</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VR_GPU_RGND</td><td>96</td></tr><tr><td colspan="6">GPU VIDS</td><td></td><td></td></tr><tr><td>REG_GPUCORE_VID7</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>REG_GPUCORE_VID7</td><td>91 96</td></tr><tr><td>REG_GPUCORE_VID6</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>REG_GPUCORE_VID6</td><td>91 96</td></tr><tr><td>REG_GPUCORE_VID5</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>REG_GPUCORE_VID5</td><td>91 96</td></tr><tr><td>REG_GPUCORE_VID4</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>REG_GPUCORE_VID4</td><td>91 96</td></tr><tr><td>REG_GPUCORE_VID3</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>REG_GPUCORE_VID3</td><td>91 96</td></tr><tr><td>REG_GPUCORE_VID2</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>REG_GPUCORE_VID2</td><td>91 96</td></tr><tr><td>REG_GPUCORE_VID1</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>REG_GPUCORE_VID1</td><td>91 96</td></tr><tr><td>REG_GPUCORE_VID0</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>REG_GPUCORE_VID0</td><td>96</td></tr><tr><td>GPU_VCORE_VID6</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>GPU_VCORE_VID6</td><td>91</td></tr><tr><td>GPU_VCORE_VID5</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>GPU_VCORE_VID5</td><td>91</td></tr><tr><td>GPU_VCORE_VID4</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>GPU_VCORE_VID4</td><td>91</td></tr><tr><td>GPU_VCORE_VID3</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>GPU_VCORE_VID3</td><td>91</td></tr><tr><td>GPU_VCORE_VID2</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>GPU_VCORE_VID2</td><td>91</td></tr><tr><td>GPU_VCORE_VID1</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>GPU_VCORE_VID1</td><td>91</td></tr><tr><td>GPU_VCORE_VID0</td><td>VR_VID</td><td></td><td></td><td></td><td></td><td>GPU_VCORE_VID0</td><td>91</td></tr><tr><td colspan="6">Output Bus</td><td></td><td></td></tr><tr><td>PPVCORE_S0_GPU</td><td>POWER_PHY</td><td>POWER</td><td>0.9V</td><td></td><td></td><td>PPVCORE_S0_GPU</td><td>6</td></tr></table>								Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST			ISL6334								VR_GPU_COMP	VR_CTL_PHY	VR_CTL				VR_GPU_COMP	96	VR_GPU_COMP_R	VR_CTL_PHY	VR_CTL				VR_GPU_COMP_R	96	VR_GPU_COMP_RC	VR_CTL_PHY	VR_CTL				VR_GPU_COMP_RC	96	VR_GPU_FB	VR_CTL_PHY	VR_CTL				VR_GPU_FB	96	VR_GPU_FB_R	VR_CTL_PHY	VR_CTL				VR_GPU_FB_R	96	VR_GPU_VDIFF	VR_CTL_PHY	VR_CTL				VR_GPU_VDIFF	96	VR_VDF_R1	VR_CTL_PHY	VR_CTL				VR_VDF_R1	96	VR_VDF_R2	VR_CTL_PHY	VR_CTL				VR_VDF_R2	96	VR_GPU_TCAMP	VR_CTL_PHY	VR_CTL				VR_GPU_TCAMP	96	VR_GPU_QFS	VR_CTL_PHY	VR_CTL				VR_GPU_QFS	96	VR_GPU_FS	VR_CTL_PHY	VR_CTL				VR_GPU_FS	96	VR_GPU_EN_VTT	VR_CTL_PHY	VR_CTL				VR_GPU_EN_VTT	96	PM_EN_REG_GPUCORE_S0	VR_CTL_PHY	VR_CTL				PM_EN_REG_GPUCORE_S0	64 96	PM_PGOOD_REG_GPUCORE_S0	VR_CTL_PHY	VR_CTL				PM_PGOOD_REG_GPUCORE_S0	5 64 96	GPU_PSI_L	VR_CTL_PHY	VR_CTL				GPU_PSI_L	91 96	VR_GPU_IOUT	VR_CTL_PHY	VR_CTL				VR_GPU_IOUT	96	VR_GPU_IMON	VR_CTL_PHY	VR_CTL				VR_GPU_IMON	51 96 115	VR_GPU_FAN	VR_CTL_PHY	VR_CTL				VR_GPU_FAN	96 115	VR_GPU_VRDHOT	VR_CTL_PHY	VR_CTL				VR_GPU_VRDHOT	96	VR_GPU_EN_PWR	VR_CTL_PHY	VR_CTL				VR_GPU_EN_PWR	96	VR_GPU_SS	VR_CTL_PHY	VR_CTL				VR_GPU_SS	96	VR_GPU_DAC	VR_CTL_PHY	VR_CTL				VR_GPU_DAC	96	VR_GPU_REF	VR_CTL_PHY	VR_CTL				VR_GPU_REF	96	VR_GPU_TM	VR_CTL_PHY	VR_CTL				VR_GPU_TM	96	VR_GPU_IMON	VR_CTL_PHY	VR_CTL				VR_GPU_IMON	51 96 115	VR_GPU_FAN	VR_CTL_PHY	VR_CTL				VR_GPU_FAN	96 115	VR_GPU_VRHOT	VR_CTL_PHY	VR_CTL				VR_GPU_VRHOT	96	GPU_PSI_R	VR_CTL_PHY	VR_CTL				GPU_PSI_R	91	GPU_PSI_L_R	VR_CTL_PHY	VR_CTL				GPU_PSI_L_R	91	VR_GPU_IMON_R	VR_CTL_PHY	VR_CTL				VR_GPU_IMON_R	96	VSNS_GPU_VDD	SNS_DIFF_PHY	SENSE				VSNS_GPU_VDD	93 96	VSNS_GPU_VSS	SNS_DIFF_PHY	SENSE				VSNS_GPU_VSS	93 96	VR_GPU_VSEN	SNS_DIFF_PHY	SENSE				VR_GPU_VSEN	96	VR_GPU_RGND	SNS_DIFF_PHY	SENSE				VR_GPU_RGND	96	GPU VIDS								REG_GPUCORE_VID7	VR_VID					REG_GPUCORE_VID7	91 96	REG_GPUCORE_VID6	VR_VID					REG_GPUCORE_VID6	91 96	REG_GPUCORE_VID5	VR_VID					REG_GPUCORE_VID5	91 96	REG_GPUCORE_VID4	VR_VID					REG_GPUCORE_VID4	91 96	REG_GPUCORE_VID3	VR_VID					REG_GPUCORE_VID3	91 96	REG_GPUCORE_VID2	VR_VID					REG_GPUCORE_VID2	91 96	REG_GPUCORE_VID1	VR_VID					REG_GPUCORE_VID1	91 96	REG_GPUCORE_VID0	VR_VID					REG_GPUCORE_VID0	96	GPU_VCORE_VID6	VR_VID					GPU_VCORE_VID6	91	GPU_VCORE_VID5	VR_VID					GPU_VCORE_VID5	91	GPU_VCORE_VID4	VR_VID					GPU_VCORE_VID4	91	GPU_VCORE_VID3	VR_VID					GPU_VCORE_VID3	91	GPU_VCORE_VID2	VR_VID					GPU_VCORE_VID2	91	GPU_VCORE_VID1	VR_VID					GPU_VCORE_VID1	91	GPU_VCORE_VID0	VR_VID					GPU_VCORE_VID0	91	Output Bus								PPVCORE_S0_GPU	POWER_PHY	POWER	0.9V			PPVCORE_S0_GPU	6																																																																																																																																																								
Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
ISL6334																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
VR_GPU_COMP	VR_CTL_PHY	VR_CTL				VR_GPU_COMP	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_COMP_R	VR_CTL_PHY	VR_CTL				VR_GPU_COMP_R	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_COMP_RC	VR_CTL_PHY	VR_CTL				VR_GPU_COMP_RC	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_FB	VR_CTL_PHY	VR_CTL				VR_GPU_FB	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_FB_R	VR_CTL_PHY	VR_CTL				VR_GPU_FB_R	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_VDIFF	VR_CTL_PHY	VR_CTL				VR_GPU_VDIFF	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_VDF_R1	VR_CTL_PHY	VR_CTL				VR_VDF_R1	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_VDF_R2	VR_CTL_PHY	VR_CTL				VR_VDF_R2	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_TCAMP	VR_CTL_PHY	VR_CTL				VR_GPU_TCAMP	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_QFS	VR_CTL_PHY	VR_CTL				VR_GPU_QFS	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_FS	VR_CTL_PHY	VR_CTL				VR_GPU_FS	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_EN_VTT	VR_CTL_PHY	VR_CTL				VR_GPU_EN_VTT	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
PM_EN_REG_GPUCORE_S0	VR_CTL_PHY	VR_CTL				PM_EN_REG_GPUCORE_S0	64 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
PM_PGOOD_REG_GPUCORE_S0	VR_CTL_PHY	VR_CTL				PM_PGOOD_REG_GPUCORE_S0	5 64 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU_PSI_L	VR_CTL_PHY	VR_CTL				GPU_PSI_L	91 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_IOUT	VR_CTL_PHY	VR_CTL				VR_GPU_IOUT	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_IMON	VR_CTL_PHY	VR_CTL				VR_GPU_IMON	51 96 115																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_FAN	VR_CTL_PHY	VR_CTL				VR_GPU_FAN	96 115																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_VRDHOT	VR_CTL_PHY	VR_CTL				VR_GPU_VRDHOT	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_EN_PWR	VR_CTL_PHY	VR_CTL				VR_GPU_EN_PWR	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_SS	VR_CTL_PHY	VR_CTL				VR_GPU_SS	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_DAC	VR_CTL_PHY	VR_CTL				VR_GPU_DAC	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_REF	VR_CTL_PHY	VR_CTL				VR_GPU_REF	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_TM	VR_CTL_PHY	VR_CTL				VR_GPU_TM	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_IMON	VR_CTL_PHY	VR_CTL				VR_GPU_IMON	51 96 115																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_FAN	VR_CTL_PHY	VR_CTL				VR_GPU_FAN	96 115																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_VRHOT	VR_CTL_PHY	VR_CTL				VR_GPU_VRHOT	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU_PSI_R	VR_CTL_PHY	VR_CTL				GPU_PSI_R	91																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU_PSI_L_R	VR_CTL_PHY	VR_CTL				GPU_PSI_L_R	91																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_IMON_R	VR_CTL_PHY	VR_CTL				VR_GPU_IMON_R	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VSNS_GPU_VDD	SNS_DIFF_PHY	SENSE				VSNS_GPU_VDD	93 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VSNS_GPU_VSS	SNS_DIFF_PHY	SENSE				VSNS_GPU_VSS	93 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_VSEN	SNS_DIFF_PHY	SENSE				VR_GPU_VSEN	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VR_GPU_RGND	SNS_DIFF_PHY	SENSE				VR_GPU_RGND	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU VIDS																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
REG_GPUCORE_VID7	VR_VID					REG_GPUCORE_VID7	91 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_GPUCORE_VID6	VR_VID					REG_GPUCORE_VID6	91 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_GPUCORE_VID5	VR_VID					REG_GPUCORE_VID5	91 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_GPUCORE_VID4	VR_VID					REG_GPUCORE_VID4	91 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_GPUCORE_VID3	VR_VID					REG_GPUCORE_VID3	91 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_GPUCORE_VID2	VR_VID					REG_GPUCORE_VID2	91 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_GPUCORE_VID1	VR_VID					REG_GPUCORE_VID1	91 96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_GPUCORE_VID0	VR_VID					REG_GPUCORE_VID0	96																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU_VCORE_VID6	VR_VID					GPU_VCORE_VID6	91																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU_VCORE_VID5	VR_VID					GPU_VCORE_VID5	91																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU_VCORE_VID4	VR_VID					GPU_VCORE_VID4	91																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU_VCORE_VID3	VR_VID					GPU_VCORE_VID3	91																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU_VCORE_VID2	VR_VID					GPU_VCORE_VID2	91																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU_VCORE_VID1	VR_VID					GPU_VCORE_VID1	91																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU_VCORE_VID0	VR_VID					GPU_VCORE_VID0	91																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Output Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
PPVCORE_S0_GPU	POWER_PHY	POWER	0.9V			PPVCORE_S0_GPU	6																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
GPU FBVDDQ																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>D1D2</th><th>NO_TEST</th><td></td><td></td></tr><tr><td colspan="6">Input Bus</td><td></td><td></td></tr><tr><td>REG_VCC_UB750</td><td>POWER_PHY</td><td>POWER</td><td>5V</td><td></td><td></td><td>REG_VCC_UB750</td><td>99</td></tr><tr><td>REG_PVCC_UB750</td><td>POWER_PHY</td><td>POWER</td><td>5V</td><td></td><td></td><td>REG_PVCC_UB750</td><td>99</td></tr><tr><td colspan="6">Local Ground</td><td></td><td></td></tr><tr><td>AGND_FBVDDQ</td><td>GND_PHY</td><td>GND</td><td>0V</td><td></td><td></td><td>AGND_FBVDDQ</td><td>99</td></tr><tr><td colspan="6">FBVDDQ</td><td></td><td></td></tr><tr><td>REG_PHASE_FBVDDQ</td><td>POWER_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_PHASE_FBVDDQ</td><td>99</td></tr><tr><td>REG_BOOT_FBVDDQ</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_BOOT_FBVDDQ</td><td>99</td></tr><tr><td>REG_BOOT_FBVDDQ_RC</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>TRUE</td><td>REG_BOOT_FBVDDQ_RC</td><td>99</td></tr><tr><td>REG_UGATE_FBVDDQ</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_UGATE_FBVDDQ</td><td>99</td></tr><tr><td>REG_UGATE_FBVDDQ_R</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_UGATE_FBVDDQ_R</td><td>99</td></tr><tr><td>REG_LGATE_FBVDDQ</td><td>VR_CTL_PHY</td><td>VR_LGATE</td><td>1.2V</td><td>TRUE</td><td></td><td>REG_LGATE_FBVDDQ</td><td>99</td></tr><tr><td>REG_SNUBBER_FBVDDQ</td><td>VR_CTL_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>TRUE</td><td>REG_SNUBBER_FBVDDQ</td><td>99</td></tr><tr><td>VSNS_FBVDDQ</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VSNS_FBVDDQ</td><td>94</td></tr><tr><td>VSNS_FBVDDQ_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VSNS_FBVDDQ_P</td><td>94 99</td></tr><tr><td>VSNS_FBVDDQ_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>VSNS_FBVDDQ_N</td><td>94 99</td></tr><tr><td>SNS_FBVDDQ_XW_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td></td><td>SNS_FBVDDQ_XW_P</td><td>99</td></tr><tr><td>SNS_FBVDDQ_XW_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td></tr></table>								Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST			Input Bus								REG_VCC_UB750	POWER_PHY	POWER	5V			REG_VCC_UB750	99	REG_PVCC_UB750	POWER_PHY	POWER	5V			REG_PVCC_UB750	99	Local Ground								AGND_FBVDDQ	GND_PHY	GND	0V			AGND_FBVDDQ	99	FBVDDQ								REG_PHASE_FBVDDQ	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_FBVDDQ	99	REG_BOOT_FBVDDQ	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_FBVDDQ	99	REG_BOOT_FBVDDQ_RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_FBVDDQ_RC	99	REG_UGATE_FBVDDQ	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_FBVDDQ	99	REG_UGATE_FBVDDQ_R	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_FBVDDQ_R	99	REG_LGATE_FBVDDQ	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_FBVDDQ	99	REG_SNUBBER_FBVDDQ	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_FBVDDQ	99	VSNS_FBVDDQ	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ	94	VSNS_FBVDDQ_P	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ_P	94 99	VSNS_FBVDDQ_N	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ_N	94 99	SNS_FBVDDQ_XW_P	SNS_DIFF_PHY	SENSE				SNS_FBVDDQ_XW_P	99	SNS_FBVDDQ_XW_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																					
Electrical Constraint Set	Physical	Spacing	Voltage	D1D2	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
REG_VCC_UB750	POWER_PHY	POWER	5V			REG_VCC_UB750	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_PVCC_UB750	POWER_PHY	POWER	5V			REG_PVCC_UB750	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
AGND_FBVDDQ	GND_PHY	GND	0V			AGND_FBVDDQ	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
FBVDDQ																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
REG_PHASE_FBVDDQ	POWER_PHY	VR_SWITCH	1.2V	TRUE		REG_PHASE_FBVDDQ	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_BOOT_FBVDDQ	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_BOOT_FBVDDQ	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_BOOT_FBVDDQ_RC	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_BOOT_FBVDDQ_RC	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_UGATE_FBVDDQ	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_FBVDDQ	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_UGATE_FBVDDQ_R	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE		REG_UGATE_FBVDDQ_R	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_LGATE_FBVDDQ	VR_CTL_PHY	VR_LGATE	1.2V	TRUE		REG_LGATE_FBVDDQ	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
REG_SNUBBER_FBVDDQ	VR_CTL_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG_SNUBBER_FBVDDQ	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VSNS_FBVDDQ	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ	94																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VSNS_FBVDDQ_P	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ_P	94 99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
VSNS_FBVDDQ_N	SNS_DIFF_PHY	SENSE				VSNS_FBVDDQ_N	94 99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
SNS_FBVDDQ_XW_P	SNS_DIFF_PHY	SENSE				SNS_FBVDDQ_XW_P	99																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																								
SNS_FBVDDQ_XW_N	SNS_DIFF_PHY	SENSE																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																													

CIV-specific Physical Rules

Physical Net Type to Rule Map

CIV-specific Spacing Definitions


Ethernet

Constraints Ethernet

2 kV isolation

SD			
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SD	*	*	SD_ISO

VENI, VIDI, VICI!

SYNC MASTER=D8 MLB		SYNC DATE=08/27/2012	
PAGE TITLE			
ETHERNET/ SD CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER	
		051-9505	D
		REVISION	
		8.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		prefsb	
		PAGE	
		136 OF 144	
		SHEET	
		116 OF 123	

AUTO-CONSTRAINTS PG 1

4V5_*

Physical	Spacing	Netname
PM	PM	4V5 REG EN
PM	POWER	4V5 REG IN

ACDC_*

Spacing	Netname
PM	ACDC BURST EN
PM	ACDC BURST EN L

ALL_*

Spacing	Netname
PM	ALL SYS PWRGD

AP_*

Spacing	Netname
GENERIC ISO	AP CLKREQ L
GENERIC ISO	AP CLKREQ L ISO
GENERIC ISO	AP CLKREQ O L
GENERIC ISO	AP EVENT L
GENERIC ISO	AP PWR EN ISO
PM	AP RESET_CONN L
PM	AP RESET L
PM	AP WAKE L

BLC12V_*

Spacing	Netname
PM	BLC12V_FAULT
PM	BLC12V_FAULT L
PM	BLC12V UVLO
PM	BLC12V UVLO OUT
PM	BLC12V UVLO REF

BLC_*

Physical	Spacing	Voltage	Netname
GENERIC ISO	GENERIC ISO		BLC BL
GENERIC ISO	GENERIC ISO		BLC BL GATE
GENERIC ISO	GENERIC ISO		BLC BST
GENERIC ISO	GENERIC ISO		BLC BST R
GENERIC ISO	GENERIC ISO		BLC BYPASS GATE
GENERIC ISO	GENERIC ISO		BLC DIM MCU
PM	PM		BLC EN
GENERIC ISO	GENERIC ISO		BLC ENA
GENERIC ISO	GENERIC ISO		BLC ENA1
PM	PM		BLC EN_DELAY
PM	PM		BLC EN_R

BLC_*

Physical	Spacing	Voltage	Netname
PM	PM		BLC_EXT_BOOT
PM	PM		BLC_EXT_BOOT_L
BLC_CTL_PHY	BLC_CTL	5V	BLC_MCU_AOUT_R
GENERIC ISO	GENERIC ISO		BLC_MCU_BV
GENERIC ISO	GENERIC ISO		BLC_MCU_BV_D
GENERIC ISO	GENERIC ISO		BLC_MCU_BV_R
SMB_PHY	SMB		BLC_MCU_B_SDA_CONN
GENERIC ISO	GENERIC ISO		BLC_MCU_FLAG_V
GENERIC ISO	GENERIC ISO		BLC_MCU_PWM5
GENERIC ISO	GENERIC ISO		BLC_MCU_PWM5_R
PM	PM		BLC_MCU_RESET
PM	PM		BLC_MCU_RESET_L
PM	PM		BLC_MCU_RESET_R_L
XDP_PHY	CLK_JTAG		BLC_MCU_RTCK
GENERIC ISO	GENERIC ISO		BLC_MCU_RXD0
XDP_PHY	XDP		BLC_MCU_TCK
XDP_PHY	XDP		BLC_MCU_TDI
XDP_PHY	XDP		BLC_MCU_TDO
XDP_PHY	XDP		BLC_MCU_TMS
XDP_PHY	XDP		BLC_MCU_TRST
XDP_PHY	XDP		BLC_MCU_TXD0
GENERIC ISO	GENERIC ISO		BLC_MCU_UVLO
GENERIC ISO	GENERIC ISO		BLC_ON
GENERIC ISO	GENERIC ISO		BLC_ON_DRAIN
GENERIC ISO	GENERIC ISO		BLC_ON_R
GENERIC ISO	GENERIC ISO		BLC_P_ON
GENERIC ISO	GENERIC ISO		BLC_P_ON_BYPASS
GENERIC ISO	GENERIC ISO		BLC_P_ON_D
GENERIC ISO	GENERIC ISO		BLC_P_ON_DRAIN
GENERIC ISO	GENERIC ISO		BLC_P_ON_D_R
GENERIC ISO	GENERIC ISO		BLC_P_ON_GATE
GENERIC ISO	GENERIC ISO		BLC_P_ON_R
GENERIC ISO	GENERIC ISO		BLC_SKIP
GENERIC ISO	GENERIC ISO		BLC_SNUB_1
GENERIC ISO	GENERIC ISO		BLC_SNUB_2
GENERIC ISO	GENERIC ISO		BLC_SNUB_3
GENERIC ISO	GENERIC ISO		BLC_UVLO
GENERIC ISO	GENERIC ISO		BLC_VIN2_GATE
GENERIC ISO	GENERIC ISO		BLC_VIN2_SRC
GENERIC ISO	GENERIC ISO		BLC_VINP_GATE
GENERIC ISO	GENERIC ISO		BLC_VIN_SNS
GENERIC ISO	GENERIC ISO		BLC_VSYNC
GENERIC ISO	GENERIC ISO		BLC_VSYNC_R

BT_*

Spacing	Netname
PM	BT_PWR_EN
PM	BT_PWR_RST_L
PM	BT_PWR_RST_L_Q

BURSTMODE_*

Spacing	Netname
PM	BURSTMODE_EN
PM	BURSTMODE_EN_L

CAM_*

Spacing	Netname
PM	CAM_EXT_BOOT
PM	CAM_PROC_RESET
PM	CAM_PROC_RESET_L

CPU_*

Physical	Spacing	Netname
PM	PM	CPU_PWRGD_1V05_R
PM	PM	CPU_PWRGD_3V3
PM	PM	CPU_PWRGD_3V3_R
GENERIC ISO	GENERIC ISO	CPU_SKTOCC
CPU_PHY	CPU	CPU_THERMTRIP_3V3
CPU_PHY	CPU	CPU_THERMTRIP_R_L

DEBUG_*

Spacing	Netname
PM	DEBUG_RESET_L

DP_*

Physical	Spacing	Netname
PM	PM	DP_AUXIO_EN
PM	PM	DP_GPU_MUX_EN
GENERIC ISO	GENERIC ISO	DP_INTPNL_HPD
GENERIC ISO	GENERIC ISO	DP_INT_EG_HPD
TBT_GEN_55S	TBT_GEN	DP_TBTPA_DDC_CLK
TBT_GEN_55S	TBT_GEN	DP_TBTPA_DDC_DATA
GENERIC ISO	GENERIC ISO	DP_TBTPA_HPD
TBT_GEN_55S	TBT_GEN	DP_TBTPB_DDC_CLK
TBT_GEN_55S	TBT_GEN	DP_TBTPB_DDC_DATA
GENERIC ISO	GENERIC ISO	DP_TBTPB_HPD

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:46:02 PM

AUTO-CONSTRAINTS PG 2

ENETCONN_*

Spacing	Netname
GENERIC ISO	ENETCONN_TCT

ENET_*

Physical	Spacing	Netname
	GENERIC ISO	ENET_ACT
	GENERIC ISO	ENET_ASF_GPIO
	GENERIC ISO	ENET_CLKREQ_L
	PM	ENET_CLKREQ_L_Q
	PM	ENET_CR_1V8_EN
	PM	ENET_CR_1V8_EN_R
	PM	ENET_CR_3V3_EN_L
	PM	ENET_CR_3V3_EN_L_R
	PM	ENET_CR_PWREN
XDP_PHY	XDP	ENET_LOW_PWR
	PM	ENET_PWR_EN_L
	PM	ENET_PWR_EN_L_R
	PM	ENET_RESET_L
	PM	ENET_SD_RESET_L
	GENERIC ISO	ENET_SR_DISABLE
	GENERIC ISO	ENET_SR_LX
	PM	ENET_WAKE_L

FAN_*

Spacing	Netname
GENERIC ISO	FAN_0_PWM_FET
GENERIC ISO	FAN_0_PWM_FILT
GENERIC ISO	FAN_0_TACH_FET
GENERIC ISO	FAN_0_TACH_FILT

FBVDD_*

Spacing	Netname
GENERIC ISO	FBVDD_ALTV0

FB_*

Spacing	Netname
GENERIC ISO	FB_A0_VREFC
GENERIC ISO	FB_A0_VREFD
GENERIC ISO	FB_A1_VREFC
GENERIC ISO	FB_A1_VREFD
GENERIC ISO	FB_B0_VREFC
GENERIC ISO	FB_B0_VREFD
GENERIC ISO	FB_B1_VREFC
GENERIC ISO	FB_B1_VREFD
GENERIC ISO	FB_C0_VREFC
GENERIC ISO	FB_C0_VREFD
GENERIC ISO	FB_C1_VREFC
GENERIC ISO	FB_D0_VREFC
GENERIC ISO	FB_D0_VREFD
GENERIC ISO	FB_D1_VREFC
GENERIC ISO	FB_D1_VREFD
GENERIC ISO	FB_SW_LEG_A

FB_*

Spacing	Netname
GENERIC ISO	FB_SW_LEG_B
GENERIC ISO	FB_SW_LEG_C
GENERIC ISO	FB_SW_LEG_D
GENERIC ISO	FB_VREF_GPU

FET_*

Physical	Spacing	Voltage	Netname
	GENERIC ISO		FET_EN_P12V_S0
	GENERIC ISO		FET_EN_P12V_S0_BLC
	GENERIC ISO		FET_EN_P12V_S0_BLC_R
	GENERIC ISO		FET_EN_P12V_S0_R
	GENERIC ISO		FET_EN_P12V_S5
	GENERIC ISO		FET_EN_P12V_S5_R
	GENERIC ISO		FET_EN_VDDO_S0
	GENERIC ISO		FET_HDD_SLGSW
POWER_PHY	POWER	12V	FET_VCC_U7950
POWER_PHY	POWER	12V	FET_VCC_U7970
POWER_PHY	POWER	12V	FET_VCC_U7980

FLAG_*

Spacing	Netname
GENERIC ISO	FLAG_V

G3_*

Spacing	Netname
GENERIC ISO	G3_POWERON_L

GND_*

Spacing	Netname
SENSE	GND_SMC_AVSS

GPU_*

Physical	Spacing	Netname
	GENERIC ISO	GPU_ALT_VREF
	GENERIC ISO	GPU_BUFIRSTN
	GENERIC ISO	GPU_IFPAB_PLLVDD
	GENERIC ISO	GPU_IFPA_IOVDD
	GENERIC ISO	GPU_IFPB_IOVDD
	GENERIC ISO	GPU_IFPC_IOVDD
	GENERIC ISO	GPU_IFPC_PLLVDD
XDP_PHY	XDP	GPU_JTAG_TDI
XDP_PHY	XDP	GPU_JTAG_TDO
XDP_PHY	XDP	GPU_JTAG_TMS
XDP_PHY	XDP	GPU_JTAG_TRST_L
	GENERIC ISO	GPU_MLS_STRAP0
	GENERIC ISO	GPU_MLS_STRAP1

GPU_*

Physical	Spacing	Netname
	GENERIC ISO	GPU_MLS_STRAP2
	GENERIC ISO	GPU_MLS_STRAP3
	GENERIC ISO	GPU_MLS_STRAP4
	GENERIC ISO	GPU_RESET_L
SPI_50S	SPI	GPU_ROM_CS_L
SPI_50S	SPI	GPU_ROM_CS_L_R
	GENERIC ISO	GPU_ROM_HOLD_L
SPI_50S	SPI	GPU_ROM_SI
SPI_50S	SPI	GPU_ROM_SI_R
SPI_50S	SPI	GPU_ROM_SO
SPI_50S	SPI	GPU_ROM_SO_R
SPI_50S	SPI	GPU_ROM_WP_L

HDD_*

Spacing	Netname
GENERIC ISO	HDD_12V_S0_GATE
GENERIC ISO	HDD_OOB_1V00_REF
PM	HDD_PWR_EN
GENERIC ISO	HDD_PWR_EN_L
GENERIC ISO	HDD_PWR_EN_R

I2C_*

Physical	Spacing	Netname
SMB_PHY	SMB	I2C_TCON_MAS_SCL
SMB_PHY	SMB	I2C_TCON_MAS_SDA

IFPD_*

Spacing	Netname
GENERIC ISO	IFPD_RSET

IFPEF_*

Spacing	Netname
GENERIC ISO	IFPEF_RSET

ISNSA_*

Electrical	Physical	Spacing	Netname
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VG3H_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VG3H_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_CPU_P1V05_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_CPU_P1V05_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_CPU_VCCSA_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_CPU_VCCSA_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_FBVDDQ_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_FBVDDQ_P
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_HDD_N
SNS_CURRENT	SNS_DIFF_PHY	SENSE	ISNSA_P12VS0_HDD_P

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:46:02 PM

PAGE TITLE		
AUTO-CONSTRAINTS 2		
DRAWING NUMBER		SIZE
051-9505		D
REVISION		
8.0.0		
BRANCH		
prefsb		
PAGE		
139 OF 144		
SHEET		
118 OF 123		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

AUTO-CONSTRAINTS PG 3

ISNSA_*

Electrical		Physical	Spacing	Netname	
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P12VS0 P1V05 N	55
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P12VS0 P1V05 P	55
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P1V05S0 PCH N	51
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P1V05S0 PCH P	51
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P1V5S0 CPU MEM N	51
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P1V5S0 CPU MEM P	51
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P3V3S0 SSD N	51
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P3V3S0 SSD P	51
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P3V3S4 AP N	55
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P3V3S4 AP P	55
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P5VS0 HDD N	51
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA P5VS0 HDD P	51
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA PVDDQS3 DDR N	51
ISNSA	SNS CURRENT	SNS DIFF PHY	SENSE	ISNSA PVDDQS3 DDR P	51

LED_*

Spacing	Netname	
LED	PM	LED DRIVER EN 81 82
LED	PM	LED DRIVER EN L 82
LED	PM	LED DRIVER EN L R 82
LED	GENERIC ISO	LED DRIVER OVP1 81 82
LED	GENERIC ISO	LED DRIVER OVP1P 80 81
LED	GENERIC ISO	LED DRIVER OVP1 OUT 81
LED	GENERIC ISO	LED DRIVER OVP2 81 82
LED	GENERIC ISO	LED DRIVER OVP2P 80 81
LED	GENERIC ISO	LED DRIVER OVP2 OUT 81
LED	GENERIC ISO	LED DRIVER OVP3 81 82
LED	GENERIC ISO	LED DRIVER OVP3P 80 81
LED	GENERIC ISO	LED DRIVER OVP3 OUT 81

OCA_*

Spacing	Netname	
OCA	GENERIC ISO	OCA FBT DRAIN 82

P5V_*

Spacing	Netname	
P5V	GENERIC ISO	P5V S0 EN G 74

OVP_*

Spacing	Netname	
OVP	GENERIC ISO	OVP OREF 82
OVP	GENERIC ISO	OVP OUT1 82
OVP	GENERIC ISO	OVP_OUT1_R 82
OVP	GENERIC ISO	OVP_OUT2 82
OVP	GENERIC ISO	OVP_OUT2_R 82
OVP	GENERIC ISO	OVP_OUT3 82
OVP	GENERIC ISO	OVP_OUT3_R 82

PCA9557D_*

Spacing	Netname	
PCA9557D	GENERIC ISO	PCA9557D RESET L 26 28 34

ISNS_*

Physical		Spacing	Netname	
ISNS	SNS PHY	SENSE	ISNS CPUAXG FB	51
ISNS	SNS PHY	SENSE	ISNS CPUAXG N	51
ISNS	SNS PHY	SENSE	ISNS CPUAXG P	51
ISNS	SNS PHY	SENSE	ISNS CPUCORE FB	51
ISNS	SNS PHY	SENSE	ISNS CPUCORE N	51
ISNS	SNS PHY	SENSE	ISNS CPUCORE P	51
ISNS	SNS PHY	SENSE	ISNS GPUCORE FB	51
ISNS	SNS PHY	SENSE	ISNS GPUCORE N	51
ISNS	SNS PHY	SENSE	ISNS GPUCORE P	51
ISNS	SNS PHY	SENSE	ISNS P12VG3H R	51
ISNS	SNS PHY	SENSE	ISNS P12VS0 CPU P1V05 R	55
ISNS	SNS PHY	SENSE	ISNS P12VS0 CPU VCCSA R	55
ISNS	SNS PHY	SENSE	ISNS P12VS0 FBVDDQ R	51
ISNS	SNS PHY	SENSE	ISNS P12VS0 HDD R	51
ISNS	SNS PHY	SENSE	ISNS P12VS0 P1V05 R	55
ISNS	SNS PHY	SENSE	ISNS P1V05S0 PCH R	51
ISNS	SNS PHY	SENSE	ISNS P1V5S0 CPU MEM R	51
ISNS	SNS PHY	SENSE	ISNS P3V3S0 SSD R	51
ISNS	SNS PHY	SENSE	ISNS P3V3S4 AP R	55
ISNS	SNS PHY	SENSE	ISNS P5VS0 HDD R	51
ISNS	SNS PHY	SENSE	ISNS PVDDQS3 DDR R	51

LPCPLUS_*

Spacing	Netname	
LPCPLUS	GENERIC ISO	LPCPLUS GPIO 21 49

LPC_*

Spacing	Netname	
LPC	GENERIC ISO	LPC PWRDWN L 19 26 47 49
LPC	GENERIC ISO	LPC SERIRQ 18 47 49

MEMVTT_*

Spacing	Netname	
MEMVTT	PM	MEMVTT EN 28 64
MEMVTT	PM	MEMVTT EN L 28

P1V2_*

Spacing	Netname	
P1V2	PM	P1V2 S4 EN 43

P1V8_*

Spacing	Netname	
P1V8	PM	P1V8 S4 EN 43

P3V3AP_*

Spacing	Netname	
P3V3AP	GENERIC ISO	P3V3AP VMON 35

P3V3_*

Spacing	Netname	
P3V3	GENERIC ISO	P3V3 S0 EN G 74
P3V3	GENERIC ISO	P3V3 S3 EN G 74

P3V42G3H_*

Spacing	Netname	
P3V42G3H	GENERIC ISO	P3V42G3H BOOST 73

ISOLATE_*

Spacing	Netname	
ISOLATE	PM	ISOLATE CPU MEM 5V 28
ISOLATE	PM	ISOLATE CPU MEM 5V L 28

JTAG_*

Physical		Spacing	Netname	
JTAG	XDP PHY	XDP	JTAG GMUX TMS	20
JTAG	XDP PHY	XDP	JTAG TBT TDI	15 21
JTAG	XDP PHY	XDP	JTAG TBT TDI ISOL	15 36
JTAG	XDP PHY	XDP	JTAG TBT TDO	15 21
JTAG	XDP PHY	XDP	JTAG TBT TDO ISOL	15 36
JTAG	XDP PHY	XDP	JTAG TBT TMS	15 18
JTAG	XDP PHY	XDP	JTAG TBT TMS ISOL	15 36

MEM_*

Spacing	Netname	
MEM	GENERIC ISO	MEM EVENT L 29 30 31 32 47 48

MOJO_*

Physical	Spacing	Netname	
MOJO	XDP PHY	XDP	MOJO_RX_L 45 47 48
MOJO	XDP PHY	XDP	MOJO_TX_L 45 47 48

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:46:02 PM

PAGE TITLE		
AUTO-CONSTRAINTS 3		
DRAWING NUMBER		SIZE
051-9505		D
REVISION		
8.0.0		
BRANCH		
prefsb		
PAGE		
140 OF 144		
SHEET		
119 OF 123		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

AUTO-CONSTRAINTS PG 4

PCH_*

Physical	Spacing	Netname
	PM	PCH BLC EXT BOOT
	PM	PCH BLC EXT BOOT R
	PM	PCH BLC MCU RESET
	PM	PCH BLC MCU RESET R
	PM	PCH CAM RESET
	PM	PCH CAM RESET R
	GENERIC ISO	PCH DSMVRMEN
CPU PHY	CPU	PCH PECT
CPU PHY	CPU	PCH PROCPWRGD
	GENERIC ISO	PCH RCIN L
	GENERIC ISO	PCH RI L
	GENERIC ISO	PCH SMBALERT L
	GENERIC ISO	PCH SRTCST L
	GENERIC ISO	PCH STRP TOPBLK SWP L
	GENERIC ISO	PCH SUSWARN L

PCIE_*

Spacing	Netname
GENERIC ISO	PCIE CLKREQ5 GPIO44 L
PM	PCIE WAKE L

PEG_*

Spacing	Netname
GENERIC ISO	PEG CLKREQ L

PGOOD_*

Spacing	Netname
PM	PGOOD P1V5 S0 DLY

PLT_*

Spacing	Netname
PCH	PLT RESET L
PCH	PLT RST BUF L

PM_*

Spacing	Netname
PM	PM CLKRUN L
PM	PM DSM_PWRGD
PM	PM_EN_FET_P12V_S0
PM	PM_EN_FET_P12V_S0_R
PM	PM_EN_FET_P3V3_S0
PM	PM_EN_FET_P3V3_S4
PM	PM_EN_FET_P5V_S0
PM	PM_EN_FET_VDDQ_S0
PM	PM_EN_LDO_DDRVTT_S0
PM	PM_EN_REG_CPUCORE_S0

PM_*

Spacing	Netname
PM	PM_EN_REG_CPU_P1V05_S0
PM	PM_EN_REG_FBVDDQ_S0
PM	PM_EN_REG_GPUCORE_S0_R
PM	PM_EN_REG_P1V05_S0
PM	PM_EN_REG_P1V8_S0
PM	PM_EN_REG_P3V3_S5
PM	PM_EN_REG_P5V_S4
PM	PM_EN_REG_VCCSA_S0
PM	PM_EN_REG_VDDQ_S3
PM	PM_EN_S0
PM	PM_EN_S4
PM	PM_EN_USB_PWR
PM	PM_LED_A_ALL_SYS_PWRGD
PM	PM_LED_A_BLC_GOOD
PM	PM_LED_A_CPUAXG_PGOOD
PM	PM_LED_A_GPU_GOOD
PM	PM_LED_A_PGOOD_CPUCORE_S0
PM	PM_LED_A_PGOOD_CPU_P1V05_S0
PM	PM_LED_A_PGOOD_REG_FBVDDQ_S0
PM	PM_LED_A_PGOOD_REG_GPUCORE_S0
PM	PM_LED_A_PGOOD_REG_P1V05
PM	PM_LED_A_PGOOD_REG_VDDQ_S3
PM	PM_LED_A_S4
PM	PM_LED_A_S5
PM	PM_LED_A_SLP_S3
PM	PM_LED_A_VIDEO_ON
PM	PM_LED_K_ALL_SYS_PWRGD
PM	PM_LED_K_BLC_GOOD
PM	PM_LED_K_CPUAXG_PGOOD
PM	PM_LED_K_GPU_GOOD
PM	PM_LED_K_PGOOD_CPUCORE_S0
PM	PM_LED_K_PGOOD_CPU_P1V05_S0
PM	PM_LED_K_PGOOD_REG_FBVDDQ_S0
PM	PM_LED_K_PGOOD_REG_GPUCORE_S0
PM	PM_LED_K_PGOOD_REG_P1V05
PM	PM_LED_K_PGOOD_REG_VDDQ_S3
PM	PM_LED_K_SLP_S3
PM	PM_MEM_PWRGD_L
PM	PM_PCH_APWROK
PM	PM_PCH_PWROK
PM	PM_PCH_PWROK_APWROK
PM	PM_PCH_SYS_PWROK
PM	PM_PGOOD_FBVDDQ_VDDQ_S0
PM	PM_PGOOD_FET_P12V_S0
PM	PM_PGOOD_FET_P12V_S0_BLC
PM	PM_PGOOD_FET_P12V_S5
PM	PM_PGOOD_FET_P3V3_S0
PM	PM_PGOOD_FET_P5V_S0
PM	PM_PGOOD_FET_VDDQ_S0
PM	PM_PGOOD_P3V3_S4_FET
PM	PM_PGOOD_REG_ALL_P1V05_S0
PM	PM_PGOOD_REG_ALL_P1V05_S0_R
PM	PM_PGOOD_REG_CPUCORE_S0
PM	PM_PGOOD_REG_CPU_P1V05_S0
PM	PM_PGOOD_REG_FBVDDQ_S0
PM	PM_PGOOD_REG_P1V05_S0
PM	PM_PGOOD_REG_P1V8_S0
PM	PM_PGOOD_REG_P3V3_S5
PM	PM_PGOOD_REG_P5V_S4
PM	PM_PGOOD_REG_VCCSA_S0
PM	PM_PGOOD_REG_VDDQ_S3
PM	PM_PWRBTN_L
PM	PM_RSMRST_PCH_L
PM	PM_RSMRST_PCH_L_R
PM	PM_SLP_S3_L
PM	PM_SLP_S4_L
PM	PM_SLP_S5_L
PCH	PM_SYSRST_L
PCH	PM_THRMTRIP_L
PM	PGOOD_P12V_S0_R
PM	PGOOD_P12V_S0

PP12V_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	12V	PP12V_LCD
POWER_PHY	POWER	12V	PP12V_LCD_EXT
POWER_PHY	POWER	12V	PP12V_S0_FAN_0_FILT
POWER_PHY	POWER	12V	PP12V_S0_HDD_FET

PP1V05_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.05V	PP1V05_S0_PCH_VCCADPFLA_F
POWER_PHY	POWER	1.05V	PP1V05_S0_PCH_VCCADPFLB_F

PP1V2_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.2V	PP1V2_ENET_INTREG
POWER_PHY	POWER	1.2V	PP1V2_G3H_SMC_VDDC
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_AVDDL
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_GPHYPLL
POWER_PHY	POWER	1.2V	PP1V2_S4_ENET_PHY_PCIEPLL
POWER_PHY	POWER	1.2V	PP1V2_USB_HUB_CRFILT
POWER_PHY	POWER	1.2V	PP1V2_USB_HUB_P1LFILT

PP1V5_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.5V	PP1V5_S0_DP_BIAS


PP1V8_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.8V	PP1V8_S0_PCH_VCCVRM_F

PP3V3R1V8_*

Physical	Spacing	Netname
POWER_PHY	POWER	PP3V3R1V8_ENET_LR_OUT_REG

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:46:02 PM

PAGE TITLE AUTO-CONSTRAINTS 4			
 Apple Inc.		DRAWING NUMBER 051-9505	SIZE D
		REVISION 8.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb	
		PAGE 141 OF 144	
		SHEET 120 OF 123	

AUTO-CONSTRAINTS PG 5

PP3V3RHV_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.2V	PP3V3RHV_SW_TBTAPWR
POWER_PHY	POWER	1.2V	PP3V3RHV_SW_TBTBPWR

PPHV_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	1.2V	PPHV_SW_TBTAPWR
POWER_PHY	POWER	1.2V	PPHV_SW_TBTBPWR

S5_*

Spacing	Netname
PM	S5_PWRGD

PP3V3_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	3.3V	PP3V3_DMIC_CONN
POWER_PHY	POWER	3.3V	PP3V3_G3H_AVREF_SMC
POWER_PHY	POWER	3.3V	PP3V3_G3H_BT_FET
POWER_PHY	POWER	3.3V	PP3V3_G3H_BT_FLT
POWER_PHY	POWER	3.3V	PP3V3_G3H_SMC_USBMUX_R
POWER_PHY	POWER	3.3V	PP3V3_G3H_SMC_VDDA
POWER_PHY	POWER	3.3V	PP3V3_G3_RTC
POWER_PHY	POWER	3.3V	PP3V3_PVDDQS3_ISNS
POWER_PHY	POWER	3.3V	PP3V3_S0_PCH_VCCA_DAC_F
POWER_PHY	POWER	3.3V	PP3V3_S0_SSD_FLT
POWER_PHY	POWER	3.3V	PP3V3_S0_SW_SD_PWR
POWER_PHY	POWER	3.3V	PP3V3_S4_ALS_F
POWER_PHY	POWER	3.3V	PP3V3_S4_AP_FET
POWER_PHY	POWER	3.3V	PP3V3_S4_AP_FLT
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_AVDDH
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_BIASVDDH
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_SRVDD
POWER_PHY	POWER	3.3V	PP3V3_S4_ENET_FET_XTALVDDH
POWER_PHY	POWER	3.3V	PP3V3_S4_USB_HUB_VDD
POWER_PHY	POWER	3.3V	PP3V3_S5_XDP_R

PPVBATT_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	3.3V	PPVBATT_G3_RTC
POWER_PHY	POWER	3.3V	PPVBATT_G3_RTC_R

SATALED_*

Spacing	Netname
GENERIC_ISO	SATALED_L

SDCONN_*

Spacing	Netname
GENERIC_ISO	SDCONN_DETECT
GENERIC_ISO	SDCONN_ILIM
GENERIC_ISO	SDCONN_OC_L

SD_*

Spacing	Netname
GENERIC_ISO	SD_DETECT_LVL

SLG_*

Spacing	Netname
PM	SLG_ENET_RESET_L
PM	SLG_ENET_RESET_R_L

SMBUS_*

Physical	Spacing	Netname
SMB_PHY	SMB	SMBUS_PCH_CLK
SMB_PHY	SMB	SMBUS_PCH_CLK_R
SMB_PHY	SMB	SMBUS_PCH_DATA
SMB_PHY	SMB	SMBUS_PCH_DATA_R
SMB_PHY	SMB	SMBUS_SMC_0_S0_SCL
SMB_PHY	SMB	SMBUS_SMC_0_S0_SDA
SMB_PHY	SMB	SMBUS_SMC_1_S0_SCL
SMB_PHY	SMB	SMBUS_SMC_1_S0_SDA
SMB_PHY	SMB	SMBUS_SMC_2_S4_SCL
SMB_PHY	SMB	SMBUS_SMC_2_S4_SDA
SMB_PHY	SMB	SMBUS_SMC_3_SCL
SMB_PHY	SMB	SMBUS_SMC_3_SDA
SMB_PHY	SMB	SMBUS_SMC_4_ASF_SCL
SMB_PHY	SMB	SMBUS_SMC_4_ASF_SDA
SMB_PHY	SMB	SMBUS_SMC_5_G3H_SCL
SMB_PHY	SMB	SMBUS_SMC_5_G3H_SDA

PP4V5_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	4.5V	PP4V5_AUDIO_ANALOG

PP5V_*

Physical	Spacing	Voltage	Netname
POWER_PHY	POWER	5V	PP5V_AUDIO_HPAMP
POWER_PHY	POWER	5V	PP5V_S0_HDD_FET
POWER_PHY	POWER	5V	PP5V_S0_PCH_V5REF
POWER_PHY	POWER	5V	PP5V_S4_EXT_A
POWER_PHY	POWER	5V	PP5V_S4_EXT_B_F
POWER_PHY	POWER	5V	PP5V_S4_EXTB_F
POWER_PHY	POWER	5V	PP5V_S4_EXTC
POWER_PHY	POWER	5V	PP5V_S4_EXTC_F
POWER_PHY	POWER	5V	PP5V_S4_EXTD
POWER_PHY	POWER	5V	PP5V_S4_EXTD_F
POWER_PHY	POWER	5V	PP5V_S5_PCH_V5REFSUS

REG_*

Physical	Spacing	Netname
	PM	REG_CPUAXG_PGOOD
	PM	REG_CPUCORE_PGOOD
CPU_PHY	CPU	REG_CPUCORE_VRHOT_L
	PM	REG_CPU_P1V05S0_PGOOD
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET0
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET1
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SET1_R
VR_CTL_PHY	VR_CTL	REG_FBVDDQ_SREF
	PM	REG_P1V8S0_PGOOD
	PM	REG_P3V3S5_PGOOD
	PM	REG_P5VS4_PGOOD
	PM	REG_VCCSA50_PGOOD
	PM	REG_VDDQS3_PGOOD

RTC_*

Spacing	Netname
PM	RTC_RESET_L
PM	RTC_RESET_L_R

AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:46:02 PM

PAGE TITLE		
AUTO-CONSTRAINTS 5		
DRAWING NUMBER		SIZE
051-9505		D
REVISION		
8.0.0		
BRANCH		
prefsb		
PAGE		
142 OF 144		
SHEET		
121 OF 123		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		

AUTO-CONSTRAINTS PG 6

SMCISNS_*

Physical	Spacing	Netname
SNS_PHY	SENSE	SMCISNS CPUAXG
SNS_PHY	SENSE	SMCISNS CPUCORE
SNS_PHY	SENSE	SMCISNS GPCUCORE
SNS_PHY	SENSE	SMCISNS P12VG3H
SNS_PHY	SENSE	SMCISNS P12VS0 CPU P1V05
SNS_PHY	SENSE	SMCISNS P12VS0 CPU VCCSA
SNS_PHY	SENSE	SMCISNS P12VS0 FBVDDQ
SNS_PHY	SENSE	SMCISNS P12VS0 HDD
SNS_PHY	SENSE	SMCISNS P12VS0 P1V05
SNS_PHY	SENSE	SMCISNS P1V05S0 PCH
SNS_PHY	SENSE	SMCISNS P1V5S0 CPU MEM
SNS_PHY	SENSE	SMCISNS P3V3S0 SSD
SNS_PHY	SENSE	SMCISNS P3V3S4 AP
SNS_PHY	SENSE	SMCISNS P5VS0 HDD
SNS_PHY	SENSE	SMCISNS PVDDOS3 DDR

SMC_*

Physical	Spacing	Netname
GENERIC ISO		SMC ROMBOOT
GENERIC ISO		SMC RUNTIME SCI L
GENERIC ISO		SMC RX L
PM		SMC S4 WAKESRC EN
GENERIC ISO		SMC TCK
GENERIC ISO		SMC TDI
GENERIC ISO		SMC TDO
PM		SMC THRMTrip
GENERIC ISO		SMC TMS
GENERIC ISO		SMC TO BLC RX L
GENERIC ISO		SMC TO BLC TX L
GENERIC ISO		SMC TX L
PM		SMC WAKE L
GENERIC ISO		SMC WAKE SCI L
CLK XTAL	XTAL	SMC XTAL
CLK XTAL	XTAL	SMC XTAL R

TBT_*

Physical	Spacing	Voltage	Netname
GENERIC ISO		3.3V	TBT A BIAS
TBT GEN 55S	TBT GEN		TBT A CONFIG1 RC
PM			TBT A HV EN
GENERIC ISO		3.3V	TBT B BIAS
TBT GEN 55S	TBT GEN		TBT B CONFIG1 RC
PM			TBT B HV EN
GENERIC ISO			TBT CLKREQ ISOL L
GENERIC ISO			TBT CLKREQ L
GENERIC ISO			TBT DDC XBAR EN L
GENERIC ISO			TBT EN CIO PWR
PM			TBT EN CIO PWR L
GENERIC ISO			TBT EN LC ISOL
GENERIC ISO			TBT EN LC PWR
GENERIC ISO			TBT PCH CLKREQ L
PM			TBT PWR EN
PM			TBT PWR EN PCH
PM			TBT PWR ON POC RST L
PM			TBT PWR REQ L
PM			TBT S0 EN
PM			TBT SW RESET L

SMCVSNS_*

Physical	Spacing	Netname
SNS_PHY	SENSE	SMCVSNS CPUAXG
SNS_PHY	SENSE	SMCVSNS CPUCORE
SNS_PHY	SENSE	SMCVSNS GPCUCORE
SNS_PHY	SENSE	SMCVSNS P12VG3H
SNS_PHY	SENSE	SMCVSNS P1V05S0 PCH
SNS_PHY	SENSE	SMCVSNS P1V5S0 CPU MEM
SNS_PHY	SENSE	SMCVSNS P3V3S0
SNS_PHY	SENSE	SMCVSNS P5VS0 HDD
SNS_PHY	SENSE	SMCVSNS PVDDOS3 DDR

SML_*

Physical	Spacing	Netname
SMB_PHY	SMB	SML PCH 0 CLK
SMB_PHY	SMB	SML PCH 0 DATA
SMB_PHY	SMB	SML PCH 1 CLK
SMB_PHY	SMB	SML PCH 1 DATA

TSNS_*

Electrical	Physical	Spacing	Netname
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 1 1 N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 1 1 P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 1 2 N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 1 2 P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 1 3 N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 1 3 P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 1 N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 1 P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 2 N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 2 P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 3 N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 3 P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 4 N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 4 P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 5 N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 5 P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 6 N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 6 P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 7 N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS 2 7 P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS ACDC N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS ACDC P
SNS TEMP	SNS DIFF PHY	SENSE	TSNS SKIN N
SNS TEMP	SNS DIFF PHY	SENSE	TSNS SKIN P

SMC_*

Physical	Spacing	Netname
GENERIC ISO		SMC ACDC ID
GENERIC ISO		SMC ACDC ID R
PM		SMC ASSERT RTCRST
GENERIC ISO		SMC BLC MUX RX L
GENERIC ISO		SMC BLC MUX TX L
GENERIC ISO		SMC CPU CATERR L
CPU PHY	CPU	SMC CPU PECT
PM		SMC DELAYED PWRGD
GENERIC ISO		SMC DP HPD L
CLK XTAL	XTAL	SMC EXTAL
GENERIC ISO		SMC FAN 0 CTL
GENERIC ISO		SMC FAN 0 TACH
GENERIC ISO		SMC GFX OVERTEMP
GENERIC ISO		SMC GFX OVERTEMP 0
GENERIC ISO		SMC GFX OVERTEMP R L
PM		SMC GFX THROTTLE L
PM		SMC GFX THROTTLE R L
PM		SMC LRESET L
PM		SMC MANUAL RST L
PM		SMC ONOFF L
SENSE		SMC OOB1 RX CN
SENSE		SMC OOB1 RX FILT
SENSE		SMC OOB1 RX L
SENSE		SMC OOB1 RX R
SENSE		SMC OOB1 TX L
SENSE		SMC OOB2 RX L
SENSE		SMC OOB2 TX L
CPU PHY	CPU	SMC PECT L
CPU PHY	CPU	SMC PECT L R
PM		SMC PME S4 WAKE L
GENERIC ISO		SMC PM G2 EN
PM		SMC PM PCH SYS PWROK
CPU		SMC PROCHOT
PM		SMC RESET L

SPI_*

Spacing	Netname
GENERIC ISO	SPI DESCRIPTOR OVERRIDE L

SSD_*

Spacing	Netname
GENERIC ISO	SSD CLKREQ L

SYS_*


Spacing	Netname
PM	SYS PWROK R

UVP_*

Spacing	Netname
PM	UVP IN 1
PM	UVP IN 1 REF
PM	UVP IN 2
PM	UVP IN 3
PM	UVP IN 4
PM	UVP REF


AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:46:02 PM

PAGE TITLE		
AUTO-CONSTRAINTS 6		
Apple Inc.		DRAWING NUMBER 051-9505
REVISION 8.0.0		SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH prefsb
PAGE 143 OF 144		SHEET 122 OF 123



AUTO-CONSTRAINTS GENERATED Fri 04/06/12 07:46:02 PM

AUTO-CONSTRAINTS 7

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9505

REVISION
8.0.0

BRANCH
prefsb

PAGE
144 OF 144

SHEET
123 OF 123

SIZE
D