

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
C	0000734528	PRODUCTION RELEASED	2009-06-04

K24 MLB SCHEMATIC

6 / 12 / 2009


Page		Contents	Sync	Date
1	1	Table of Contents	T17_MLB	08/22/2007
2	2	System Block Diagram	T18_MLB	12/12/2007
3	3	Power Block Diagram	DRAGON	03/13/2008
4	4	BOM Configuration	M97_MLB	
5	5	Revision History	M97_MLB	
6	7	FUNC TEST	M97_MLB	
7	8	Power Aliases	BEN	04/21/2008
8	9	SIGNAL ALIAS	M97_MLB	
9	10	CPU FSB	T18_MLB	12/12/2007
10	11	CPU Power & Ground	T18_MLB	12/12/2007
11	12	CPU Decoupling	RAYMOND	03/31/2008
12	13	eXtended Debug Port(MiniXDP)	K19_MLB	11/07/2008
13	14	MCP CPU Interface	T18_MLB	04/04/2008
14	15	MCP Memory Interface	T18_MLB	04/04/2008
15	16	MCP Memory Misc	T18_MLB	04/04/2008
16	17	MCP PCIe Interfaces	T18_MLB	04/04/2008
17	18	MCP Ethernet & Graphics	T18_MLB	04/04/2008
18	19	MCP PCI & LPC	T18_MLB	04/04/2008
19	20	MCP SATA & USB	T18_MLB	04/04/2008
20	21	MCP HDA & MISC	T18_MLB	06/26/2008
21	22	MCP Power & Ground	T18_MLB	04/04/2008
22	25	MCP Standard Decoupling	T18_MLB	04/04/2008
23	26	MCP Graphics Support	T18_MLB	12/12/2007
24	28	SB Misc	RAYMOND	04/05/2008
25	29	FSB/DDR3 Vref Margining	BEN	03/31/2008
26	31	DDR3 SO-DIMM Connector A	BEN	06/30/2008
27	32	DDR3 SO-DIMM Connector B	BEN	05/09/2008
28	33	DDR3 Support	T18_MLB	04/04/2008
29	34	Right Clutch Connector	YITE	04/22/2008
30	35	SECUREDIGITAL CARD READER	YEMURI	01/30/2009
31	37	Ethernet PHY (RTL8211CL)	SUMA	05/23/2008
32	38	Ethernet & AirPort Support	SUMA	07/01/2008
33	39	ETHERNET CONNECTOR	SUMA	04/04/2008
34	41	FireWire LLC/PHY (FW643)	K19_MLB	11/02/2008
35	42	FireWire Port Power	YUN_K19_MLB	12/22/2008


Page	Contents	Sync	Date
36	FireWire Ports	K19_MLB	11/02/2008
37	SATA Connectors	K19_MLB	12/04/2008
38	External USB Connectors	YUAN_MA	01/18/2008
39	Front Flex Support	YUAN_MA	05/28/2008
40	SMC	T18_MLB	06/26/2001
41	SMC Support	YUAN_MA	05/28/2008
42	LPC+SPI Debug Connector	CHANGZHEHANG	05/09/2008
43	K24 SMBUS CONNECTIONS	REN	04/21/2008
44	VOLTAGE SENSING	YUNMU	02/04/2008
45	Current Sensing	YUNMU	12/17/2008
46	Thermal Sensors	YUNMU	03/20/2008
47	Fan	CHANGZHEHANG	01/18/2008
48	WELLSPRING 1	YUAN_MA	04/22/2008
49	WELLSPRING 2	YUAN_MA	05/09/2008
50	SMS	YUNMU	06/26/2008
51	SPI ROM	CHANGZHEHANG	05/02/2008
52	AUDIO: CODEC/REGULATOR	AUDIO	03/04/2009
53	AUDIO: LINE INPUT FILTER	AUDIO	01/31/2009
54	AUDIO: HEADPHONE FILTER	AUDIO	02/03/2009
55	AUDIO0: SPEAKER AMP	AUDIO	12/18/2008
56	AUDIO: JACK	AUDIO	03/20/2009
57	AUDIO: JACK TRANSLATORS	AUDIO	03/20/2009
58	DC-In & Battery Connectors	YUNMU	12/11/2008
59	PBUS Supply/Battery Charger	RAYMOND	01/31/2008
60	5V/3.3V SUPPLY	RAYMOND	02/08/2008
61	1.5V/0.75V DDR3 SUPPLY	RAYMOND	01/31/2008
62	IMPV6 CPU VCore Regulator	RAYMOND	01/31/2008
63	MCP CORE REGULATOR	K19_MLB	12/10/2008
64	CPU VTT(1.05V) SUPPLY	RAYMOND	02/08/2008
65	MISC POWER SUPPLIES	RAYMOND	01/23/2008
66	POWER SEQUENCING	YUAN_MA	12/11/2008
67	POWER FETS	YUAN_MA	12/11/2008
68	LVDS CONNECTOR	MMARTIN	04/04/2008
69	DISPLAYPORT SUPPORT	AMASON	04/18/2008
70	DisplayPort Connector	AMASON	06/30/2008

Page		Contents	Sync		Date
71	97	LCD BACKLIGHT DRIVER	FIRAN		12/05/2008
72	98	LCD Backlight Support	YITE		06/30/2008
73	100	CPU/FSB Constraints	T18_MLB		01/04/2008
74	101	Memory Constraints	T18_MLB		01/04/2008
75	102	MCP Constraints 1	T18_MLB		01/04/2008
76	103	MCP Constraints 2	T18_MLB		12/14/2007
77	104	Ethernet Constraints	T18_MLB		03/19/2008
78	105	FireWire Constraints	F19_MLB		12/01/2008
79	106	SMC Constraints	T18_MLB		01/04/2008
80	107	K24 SPECIAL CONSTRAINTS	M97_MLB		
81	109	K24 RULE DEFINITIONS	M97_MLB		

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7898	1	SCHEM,MLB,K24	SCH	CRITICAL	
820-2530	1	PCBF,MLB,K24	PCB	CRITICAL	


DRAWING TITLE		DRAWING NUMBER		SIZE
SCHEM, MLB, K24		051-7898		D
 Apple Inc.		REVISION		
		C.0.0		
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				
BRANCH		PAGE		
		1 OF 109		
SHEET		1 OF 81		



SYNC MASTER=T18 MLB

SYNC DATE=12/12/2007

System Block Diagram

 Apple Inc.

051-7898

D

REVISION

C.0.0

BRANCH

2 OF 109

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

[illegible]

SYNC MASTER=DRAGON		SYNC DATE=03/13/2008	
PAGE TITLE			
Power Block Diagram			
	DRAWING NUMBER		SIZE
	051-7898		D
	REVISION		
C.0.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

8

7

6

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9923	PCBA,MLB,BETTER,K24	K24_COMMON,CPU_2_26GHZ,EEF_6GC,KB_BL
630-9924	PCBA,MLB,BEST,K24	K24_COMMON,CPU_2_53GHZ,EEF_6GD,KB_BL

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LRL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6G4]	CRITICAL	EEE_6G4
826-4393	1	LRL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6GC]	CRITICAL	EEE_6GC
826-4393	1	LRL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6GD]	CRITICAL	EEE_6GD

BOM Groups

BOM_GROUP	BOM_OPTIONS
K24_COMMON	COMMON,ALTERNATE,K24_MCP,K24_MISC,K24_DEBUG_PROD,K24_PROGPARTS
K24_MCP	MCP_B03,BOOT_MODE_USER,MCPSEQ_SMC
K24_MISC	ONEWIRE_PU,DP_ESD,MIKEY,BKLT_PROD,SUPERCAP_NO,LDO_NO
K24_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
K24_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K24_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN
K24_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K24_DEVEL_ENG	BMON_ENG,XDP_CONN,LPCPLUS,VREFMRGN,FWPHY_WAKE_YES
K24_DEVEL_PVT	LPCPLUS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM_OPTION
337S3646	1	PDC, SLOBE, PRQ, 2.0, 25W, 1066, MO, 3M, BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3704	1	PDC, SLOE2, PRQ, 2.26, 25W, 1066, RO, 3M, BGA	U1000	CRITICAL	CPU_2_26GHZ
337S3639	1	PDC, SLB4H, PRQ, 2.4, 25W, 1066, MO, 3M, BGA	U1000	CRITICAL	CPU_3_4GHZ
337S3756	1	PDC, SLGFLA, PRQ, 2.53, 25W, 1066, RO, 3M, BGA	U1000	CRITICAL	CPU_2_53GHZ
337S3761	1	PDC, SLGLA, PRQ, 2.66, 25W, 1066, RO, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ
338S0710		IC, OMCP, MCP79, 35X35MM, BGA1437, B03	U1400	CRITICAL	MCP_B03

Programmable Parts

338S0563	1	IC, SMC, HSB/2117, 969MM, TLP, HF	U4900	CRITICAL	SMC_BLANK
341S2445		IC, SMC, K24	U4900	CRITICAL	SMC_PROG
335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2441		IC, PROGRAM, EFI, BOOTROM, UNLOCK, K24	U6100	CRITICAL	BOOTROM_PROG
338S0375	1	IC, CY7C63833, ENCORE II, USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093		IC, IR CONTROLLER, M97	U4800	CRITICAL	IR_PROG
337S2983	1	IC, P80C+ W/ USB, 56 PIN, MLF, CYRCC24794	U5701	CRITICAL	WELLSPRING_BLANK
341S2503		IC, PROGRAM, WELLSPRING CONTROLLER	U5701	CRITICAL	WELLSPRING_PROG

LOCKED BOOTROM APN IS 341S2443

Alternate Parts


PART NUMBER	ALTERNATE PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VIEWAS AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MACLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MACLAYERS AS ALTERNATE
152S1025	152S1024		ALL	TOKO AS ALTERNATE
337S3769	337S3704		ALL	INTEL P7555 CPU AS ALTERNATE
353S2718	353S2310		ALL	INTERTEC AS ALTERNATE

DEVELOPMENT BOM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-0741	1	K24 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM

K24 BOARD STACK-UP

Top		SIGNAL
2		GROUND
3		SIGNAL(High Speed)
4		SIGNAL(High Speed)
5		GROUND
6		POWER
7		POWER
8		GROUND
9		SIGNAL(High Speed)
10		SIGNAL(High Speed)
11		GROUND
BOTTOM		SIGNAL

SYNC MASTER=M97 MLB		A
PAGE TITLE		
BOM Configuration		
 Apple Inc.	DRAWING NUMBER	SIZE
	051-7898	D
REVISION		
C.0.0		
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II. NOT TO REPRODUCE OR COPY IT		
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV. ALL RIGHTS RESERVED		
CURRENT DESIGN SHEET		
OF		
TOTAL DESIGN SHEETS		

8	7	6	5	4	3	2	1	
Functional Test Points								
D	Fan Connectors		RIGHT CLUTCH CONN		DEBUG VOLTAGE			
	6030	TRUE PP5V S0 (NEED 3 TP) 603 705	6030	TRUE PP5V S3 BTCAMERA F 2907	6030	TRUE PPVCORE S0 CPU 707	D	
	6031	TRUE FAN RT PWM 4784	6031	TRUE PCIE MINI D2R P 1686 2907 7503	6031	TRUE PPVCORE S0 MCP 707		
	6032	TRUE FAN RT TACH 4704	6032	TRUE PCIE MINI D2R N 1686 2907 7503	6032	TRUE PP0V75 S0 707		
	(NEED TO ADD 3 GND TP)		6033	TRUE PCIE MINI R2D P 2907 7503	6033	TRUE PP1V05 S0 707		
	MIC FUNC_TEST		6034	TRUE PCIE MINI R2D N 2907 7503	6034	TRUE PP1V5 S0 705		
	6035	TRUE BI MIC LO 5602 5781	6035	TRUE PCIE CLK100M MINI CONN P 2907 7503	6035	TRUE PP1V8 S0 786		
	6036	TRUE BI MIC HI 5602 5781	6036	TRUE PCIE CLK100M MINI CONN N 2907 7503	6036	TRUE PP5V S0 607 705		
	6037	TRUE BI MIC SHIELD 5602 5781	6037	TRUE USB CAMERA CONN P 2987 7603	6037	TRUE PP3V3 S0 705		
	SPEAKER FUNC_TEST		6038	TRUE USB CAMERA CONN N 2987 7603	6038	TRUE PP1V5 S3 703		
	6039	TRUE SPKRAMP L N_OUT 5562 5682	6039	TRUE PP5V WLAN 603 2905 (NEED 2 TP)	6039	TRUE PP3V3 S3 685 703		
C	6040	TRUE SPKRAMP L P_OUT 5582 5682	6040	TRUE PCIE WAKE L 1686 2907	6040	TRUE PP5V S3 703	C	
	6041	TRUE SPKRAMP R N_OUT 5582 5682	6041	TRUE SMBUS SMC A S3_SCL 605 4302 7903	6041	TRUE PP1V1R1V05 S5 783		
	6042	TRUE SPKRAMP R P_OUT 5582 5682	6042	TRUE SMBUS SMC A S3_SDA 605 4302 7903	6042	TRUE PP3V3 S5 783		
	6043	TRUE SPKRAMP SUB N_OUT 5582 5682	6043	TRUE CONN USB2_BT_P 2987 7603	6043	TRUE PP3V42 G3H 6A7 685 701		
	6044	TRUE SPKRAMP SUB P_OUT 5582 5682	6044	TRUE CONN USB2_BT_N 2987 7683	6044	TRUE PPBUS G3H 701		
	THERMAL FUNC_TEST		6045	TRUE MINI_CLKREQ_O_L 2907	6045	TRUE PP3V3 ENET PHY 785		
	6046	TRUE MCPTHMSNS_D2_P 4685 8003	6046	TRUE MINI_RESET_CONN_L 29A7	6046	TRUE PP1V2R1V05 ENET 785		
	6047	TRUE MCPTHMSNS_D2_N 4685 8003	6047	(NEED TO ADD 6 GND TP)	6047	TRUE PP3V3 G3 RTC 2008 21A5 2404		
	LVDS FUNC_TEST		6048	TRUE PP3V3 S3 LDO 603 4984 4903	6048	TRUE PP5V WLAN 605 2905		
	6049	TRUE PP3V3 S0 LCD F 6803	6049	TRUE PP18V5 S3 603 4901 4903	6049	TRUE PP5V SW_ODD 687 37D3		
B	6050	TRUE PPVOUT S0 LCDBKLT 603 6882 7101	6050	TRUE Z2_CS_L 4808 4903	6050	TRUE PP5V S0 HDD FLT 687 37B6	B	
	6051	TRUE LVDS IG_DDC_CLK 1783 6805	6051	TRUE Z2_DEBUG3 4808 4903	6051	TRUE PP3V3 S5_AVREF_SMC 4004 4105		
	6052	TRUE LVDS IG_DDC_DATA 1783 6805	6052	TRUE Z2_MOSI 4808 4903	6052	TRUE PP18V5 S3 605 4901 4903		
	6053	TRUE LVDS IG_A_DATA_N<0> 1783 6802 7583	6053	TRUE Z2_SCLK 4808 4903	6053	TRUE PP3V3 S3 LDO 605 4984 4903		
	6054	TRUE LVDS IG_A_DATA_P<0> 1783 6802 7583	6054	TRUE Z2_MISO 4808 4903	6054	TRUE PP3V3 LCDVDD SW_F 607 6802		
	6055	TRUE LVDS IG_A_DATA_N<1> 1783 6802 7583	6055	TRUE Z2_SCLK 4808 4903	6055	TRUE PPVOUT S0 LCDBKLT 607 6882 7101		
	6056	TRUE LVDS IG_A_DATA_P<1> 1783 6802 7583	6056	TRUE Z2_BOOST_EN 4903 4905	6056	TRUE PP4V5 AUDIO_ANALOG 42A5 5202 5207		
	6057	TRUE LVDS IG_A_DATA_N<2> 1783 6802 7583	6057	TRUE Z2_HOST_INTN 4808 4903	6057	TRUE SMC_PM_G2_EN 4005 4005 6608		
	6058	TRUE LVDS IG_A_DATA_P<2> 1783 6802 7583	6058	TRUE Z2_CLKIN 4806 4903	6058	TRUE PM_SLP_S4_L 2003 4005 41A2 6608		
	6059	TRUE LVDS IG_A_CLK_F_N 6802 7583	6059	TRUE Z2_KEY_ACT_L 4808 4901	6059	TRUE PM_SLP_S3_L 2003 3287 35A5 4005 6605 70D8		
A	6060	TRUE LVDS IG_A_CLK_F_P 6802 7583	6060	TRUE Z2_RESET 4808 4901	DC POWER CONN			
	6061	TRUE LED_RETURN_1 6883 7181	6061	TRUE PSOC_MISO 4808 4901	6060	TRUE PP18V5 DCIN_FUSE (NEED 3 TP) 5806	A	
	6062	TRUE LED_RETURN_2 6883 7181	6062	TRUE PSOC_MOSI 4808 4901	6061	TRUE ADAPTER_SENSE 5807		
	6063	TRUE LED_RETURN_3 6883 7181	6063	TRUE PSOC_SCLK 4808 4901	(NEED TO ADD 4 GND TP)			
	6064	TRUE LED_RETURN_4 6883 7181	6064	TRUE PSOC_SCLK 4808 4901	DC POWER CONN			
	6065	TRUE LED_RETURN_5 6883 7181	6065	TRUE SMBUS_SMC_A_S3_SDA 605 4302 7903	(NEED TO ADD 4 GND TP)			
	6066	TRUE LED_RETURN_6 6883 71A1	6066	TRUE SMBUS_SMC_A_S3_SCL 605 4302 7903	DC POWER CONN			
	6067	TRUE LED_RETURN 5 6883 7181	6067	TRUE PSOC_F_CS_L 4808 4901	(NEED TO ADD 4 GND TP)			
	6068	TRUE LED_RETURN 6 6883 71A1	6068	TRUE PICKB_L 4806 4901	DC POWER CONN			
	6069	TRUE TP_BKL_SYNC 6802	6069	PICKB_L 4806 4901	(NEED TO ADD 4 GND TP)			
(NEED TO ADD 5 GND TP)		KEYBOARD CONN		DC POWER CONN				
6070	TRUE PP5V SW_ODD (NEED 4 TP) 603 3703	6070	TRUE PP3V3 S3 603 703	(NEED TO ADD 4 GND TP)				
6071	TRUE SMC_ODD_DETECT 3707 4088	6071	TRUE PP3V42 G3H 6A7 603 701	DC POWER CONN				
6072	TRUE SATA_ODD_D2R_C_P 3706 75A3	6072	TRUE WS_KBD1 4806 4802	(NEED TO ADD 4 GND TP)				
6073	TRUE SATA_ODD_D2R_C_N 3706 75A3	6073	TRUE WS_KBD2 4806 4802	DC POWER CONN				
6074	TRUE SATA_ODD_R2D_P 3706 75A3	6074	TRUE WS_KBD3 4806 4802	(NEED TO ADD 4 GND TP)				
6075	TRUE SATA_ODD_R2D_N 6A7 3706 75A3	6075	TRUE WS_KBD4 4806 4802	DC POWER CONN				
(NEED TO ADD 4 GND TP)		6076	TRUE WS_KBD5 4806 4802	(NEED TO ADD 4 GND TP)				
SATA HDD/IR/SIL		6077	TRUE WS_KBD6 4806 4802	DC POWER CONN				
6078	TRUE PP5V S0 HDD FLT (NEED 4 TP) 603 3786	6078	TRUE WS_KBD7 4806 4802	(NEED TO ADD 4 GND TP)				
6079	TRUE SATA_HDD_R2D_P 37A5 75A3	6079	TRUE WS_KBD8 4806 4802	DC POWER CONN				
6080	TRUE SATA_HDD_R2D_N 37A5 75A3	6080	TRUE WS_KBD9 4806 4802	(NEED TO ADD 4 GND TP)				
6081	TRUE SATA_HDD_D2R_C_P 37B5 75A3	6081	TRUE WS_KBD10 4806 4802	DC POWER CONN				
6082	TRUE SATA_HDD_D2R_C_N 37B5 75A3	6082	TRUE WS_KBD11 4806 4802	(NEED TO ADD 4 GND TP)				
6083	TRUE SYS_LED_ANODE_R 37A7	6083	TRUE WS_KBD12 4806 4802	DC POWER CONN				
6084	TRUE IR_RX_OUT 37A7 3904	6084	TRUE WS_KBD13 4806 4802	(NEED TO ADD 4 GND TP)				
6085	TRUE PP5V S3 IR_R 37A7	6085	TRUE WS_KBD14 4802 4806	DC POWER CONN				
(NEED TO ADD 4 GND TP)		6086	TRUE WS_KBD15_CAP 4802	(NEED TO ADD 4 GND TP)				
BATT POWER CONN		6087	TRUE WS_KBD16_NUM 4802	(NEED TO ADD 4 GND TP)				
6088	TRUE SMBUS_SMC_BSA_SCL 6A7 4305 7903	6088	TRUE WS_KBD17 4802 4806	DC POWER CONN				
6089	TRUE SMBUS_SMC_BSA_SDA 4305 7903	6089	TRUE WS_KBD18 4802 4807	(NEED TO ADD 4 GND TP)				
6090	TRUE SYS_DETECT_L 58A8	6090	TRUE WS_KBD19 4802 4807	DC POWER CONN				
6091	TRUE BATT_POS_F (NEED 3 TP) 58A7 5888 59A3	6091	TRUE WS_KBD20 4802 4807	(NEED TO ADD 4 GND TP)				
(NEED TO ADD 3 GND TP)		6092	TRUE WS_KBD21 4802 4807	DC POWER CONN				
BATT SIGNAL CONN (NEED 3 TP)		6093	TRUE WS_KBD22 4802 4807	(NEED TO ADD 4 GND TP)				
6094	TRUE PP3V42 G3H 685 603 701	6093	TRUE WS_KBD23 4802 4807	DC POWER CONN				
6095	TRUE SMBUS_SMC_BSA_SCL 6A7 4305 7903	6094	TRUE WS_KBD_ONOFF_L 4802	(NEED TO ADD 4 GND TP)				
6096	TRUE SMBUS_SMC_BSA_SCL 6A7 4305 7903	6095	TRUE WS_LEFT_SHIFT_KBD 4883 4885 4802	DC POWER CONN				
6097	TRUE SMC_BIL_BUTTON_L 4005 5804	6096	TRUE WS_LEFT_OPTION_KBD 4883 4885 4802	(NEED TO ADD 4 GND TP)				
6098	TRUE SMC_LID_R 5802	6097	TRUE WS_CONTROL_KBD 4883 4885 4802	(NEED TO ADD 4 GND TP)				
(NEED TO ADD 5 GND TP)		6098	TRUE WS_CONTROL_KBD 4883 4885 4802	(NEED TO ADD 4 GND TP)				
		Functional Test Points						
8	7	6	5	4	3	2	1	

SYNC MASTER=M97_MLB

PAGE TITLE

FUNC TEST

Apple Inc.

DRAWING NUMBER
051-7898

REVISION
C.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


BRANCH


PAGE
7 OF 109


SHEET


CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

SYNC MASTER=M97 MLB			
PAGE TITLE			
FUNC TEST			
 Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 109
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			











SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
PAGE TITLE			
CPU Power & Ground			
 Apple Inc.		BOARDING NUMBER	SIZES
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		OF <TOTAL>	



D

D

C





B


B


A


A












Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0


NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.


TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.


WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases


SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
MCP Ethernet & Graphics			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		18 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		OF <TOTAL>	
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET			



SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
MCP PCI & LPC			
DRAWING NUMBER		051-7898	D
REVISION		C.0.0	
BRANCH			
PAGE		19 OF 109	
SHEET			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



SYNC MASTER=T18 MLB		SYNC DATE=04/04/2008	
PAGE TITLE			
MCP SATA & USB			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-7898		D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



BIOS Boot Select		
I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L

R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.


NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.


NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.


BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0


SPI Frequency Select		
Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

SYNC MASTER=T18 MLB		SYNC DATE=06/26/2008	
PAGE TITLE			
MCP HDA & MISC		MISC	
		DRAWING NUMBER	051-7898
Apple Inc.		REVISION	D
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN S		SHEET> OF <TOTAL>	













SYNC FROM T18
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC
REMOVE HDCP ROMS

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


SYNC MASTER=T18 MLB		SYNC DATE=12/12/2007	
PAGE TITLE			
MCP Graphics Support			
DRAWING NUMBER		SIZE	
051-7898		D	
REVISION		C.0.0	
BRANCH			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
26 OF 109		1	
CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



```

SYNC FROM T18
CHANGE RESET BUTTON TO RESET PADS
REMOVE UNUSED PCIE RESET SIGNALS
REMOVE R2824 AND NET PCI_CLK33M_SLOT_A
CHANGE RTC COIN CELL TO LDO & SUPERCAP
ALIAS MEM_VTT_EN TO =DDRVTT_EN
CHANGE Y2810 AND U2850 TO SMALLER PARTS

```

SYNC MASTER=RAYMOND		SYNC DATE=04/05/2006	
DRAWING TITLE			
SB Misc			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7898	D	
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		28 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN
NO_VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

MEM A VREF DQ

MEM A VREF CA

MEM B VREF DQ

MEM B VREF CA

CPU FSB VREF

A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV


B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

C
0x00
0x55
-0.91 mA
0.52 mA
0.70 V
0.091 V
1.044 V
11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

SYNC MASTER=BEN SYNC DATE=03/31/2008

FSB/DDR3 Vref Margining

Apple Inc.
051-7898
C.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
PAGE 29 OF 109
SHEET 1 OF 1
DESIGN SHEETS> OF <TOTAL DESIGN SHEETS>

Page Notes

Power aliases required by this page:


```
- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)
```

Signal aliases required by this page:


```
- #I2C_SODIMMA_SCL
- #I2C_SODIMMA_SDA
```

BOM options provided by this page:
(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot

SYMC MASTER-BEN		SYMC DATE=06/30/2008	
PART NAME			
DDR3 SO-DIMM Connector A			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7898	D	
	REVISION		
	C.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS ARE RESERVED		PAGE 31 OF 109	
CURRENT DESIGN SHEET		SHEET	
<SHEET>		<TOTAL SHEETS>	

Page Notes

Power aliases required by this page:


- #P1V5_S0_MEM_B
- #P1V5_S3_MEM_B
- #P0V75_S0_MEM_VTT_B
- #PSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:


- #I2C_S0DIMMB_SCL
- #I2C_S0DIMMB_SDA

BCM options provided by this page:
(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)





"Expansion" (bottom) slot


SYNC MASTER=BEN		SYNC DATE=05/09/2008	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	
051-7898		D	
REVISION		C.0.0	
BRANCH		PAGE	
32 OF 109		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


Required becaues MCP79 does not meet DDR3 spec power-up reset timing requirement.








PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
516-0225	1	CONN,SD CARD READER,OPTN B,HF,K19/K24	J3500	CRITICAL	


SYNC MASTER=VEMURI		SYNC DATE=01/30/2009	
PAGE TITLE			
SECUREDIGITAL CARD READER			
 Apple Inc.		DRAWING NUMBER	051-7898
		REVISION	C.0.0
		BRANCH	
		PAGE	35 OF 109
		SHEET	
		SHEET# OF <TOT	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



Configuration Settings:

PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0558	1	RES,0.68 OHM,1%,0402,SMD	R4100	CRITICAL	

D

D

C

C

B

B

A

A

SYNC MASTER=K19 MLB SYNC DATE=11/02/2008

PAGE TITLE

FireWire LLC/PHY (FW643)

DRAWING NUMBER 051-7898 D

REVISION C.0.0

BRANCH

PAGE 41 OF 109

SHEET

IV ALL RIGHTS RESERVED

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

D

C

B

A

D

D

D

D

D

D

D

C

- B



C

C



B










A





A


A
























SYNCH MASTER=YUNWU		SYNCH DATE=02/04/2008	
PAGE TITLE			
VOLTAGE SENSING			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		53 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	



PLACE U5403 AND C5418 NEAR R7008

SYNCH MASTER=YUNWU		SYNCH DATE=12/17/2008	
DRAWING TITLE			
Current Sensing			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-7898		D
	REVISION		
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

D



C





B


B


A





A












$$AV_{PB} = -1V/V, \quad FC_{LPF} = 35.2KHZ$$



III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART SHEET
IV ALL RIGHTS RESERVED <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


APN: 353S2524

SATELLITE	169 HZ < FC < 282 HZ
SUB	80 HZ < FC < 132 HZ
GAIN	6DB









3.425V "G3Hot" Supply


3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator


Vout = 1.25V * (1 + Ra / Rb)

Vout = 3.425V
250MA MAX OUTPUT
(Switcher limit)

[illegible]

SYMC MASTER=YUNWU		SYMC DATE=12/11/2008	
PART TITLE			
DC-In & Battery Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69 OF 109	
II. I NOT TO REPRODUCE OR COPY IT		SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
IV. ALL RIGHTS RESERVED			

PBUS SUPPLY / BATTERY CHARGER




SYNC MASTER=K24 MLB

SYNC DATE=05/20/2003

PAGE TITLE

PBUS Supply/Battery Charger

 Apple Inc.

DRAWING NUMBER
051-7898

REVISION
C.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
70 OF 109


SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

5V_S3 / 3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$


$$V_{OUT} = (2 * R_C / R_D) + 2$$



PAGE TITLE		PAGE NUMBER	
5V/3.3V SUPPLY		051-7898	
Apple Inc.		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		72 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		IV ALL RIGHTS RESERVED	
II NOT TO REPRODUCE OR COPY IT		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			


D

BA




[illegible]

VID<2:0>	MCP TARGET
000	+1.05V
001	+1.00V
010	+0.95V
011	+0.90V
100	+0.85V
101	+0.80V
110	+0.75V
111	+0.70V

SYMC MASTER-K19 MLB		SYMC DATE=12/10/2008	
PAGE TITLE			
MCP CORE REGULATOR			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-7898	D	
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>		75 OF 109	
		SHEET	

[illegible]

SYNC MASTER=RAYMOND		SYNC DATE=02/08/2008	
CPU VTT(1.05V)		SUPPLY	
	Apple Inc.	DRAWING NUMBER 051-7898	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 76 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

D



I





B




A

1












1786	=MCP_HDMI_TXC_P	==	DP_ML_P<3>		7609	7503
				MAKE_BASE=TRUE		
1786	=MCP_HDMI_TXC_N	==	DP_ML_N<3>		7609	7503
				MAKE_BASE=TRUE		
1786	=MCP_HDMI_TXD_P<0>	==	DP_ML_P<2>			
				MAKE_BASE=TRUE		
1786	=MCP_HDMI_TXD_N<0>	==	DP_ML_N<2>			
				MAKE_BASE=TRUE		
1786	=MCP_HDMI_TXD_P<1>	==	DP_ML_P<1>			
				MAKE_BASE=TRUE		
1786	=MCP_HDMI_TXD_N<1>	==	DP_ML_N<1>			
				MAKE_BASE=TRUE		
1786	=MCP_HDMI_TXD_P<2>	==	DP_ML_P<0>			
				MAKE_BASE=TRUE		
1786	=MCP_HDMI_TXD_N<2>	==	DP_ML_N<0>			
				MAKE_BASE=TRUE		
1786	=MCP_HDMI_HPD	==	DP_HPD			
				MAKE_BASE=TRUE		
17A7	=MCP_HDMI_DDC_CLK	==	DP_IG_DDC_CLK			69C8
				MAKE_BASE=TRUE		
17A7	=MCP_HDMI_DDC_DATA	==	DP_IG_DDC_DATA			69C8
				MAKE_BASE=TRUE		



SYNC MASTER-AMAZON		SYNC DATE-04/18/2008	
DRAWING NUMBER		SIZE	
051-7898		D	
REVISION			
C.0.0			
 Apple Inc.			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>		PAGE 93 OF 109	
		SHEET	



Port Power Switch



SYNC MASTER=AMASON		SYNC DATE=06/30/2008	
DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	051-7898 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	94 OF 109
		SHEET	
		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_4QS	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_4QS_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

Need to support MEM*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.

All DQS pairs should be matched within 100 ps of clocks.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.

A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

A/BA/cmd signals should be matched within 5 ps of CLK pairs.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE					
	PHYSICAL	SPACING				
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	1485	2605	2607
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	1485	2605	2607
MEM_A_CKE	MEM_4QS_VDD	MEM_CTRL	MEM A CKE<3..0>	1445	2605	2607
MEM_A_CKE	MEM_4QS_VDD	MEM_CTRL	MEM A CS L<3..0>	1485	2605	2607
MEM_A_ODT	MEM_4QS_VDD	MEM_CTRL	MEM A ODT<3..0>	1485	2605	
MEM_A_CMD	MEM_4QS_VDD	MEM_CMD	MEM A A<14..0>	1485	1405	2605
MEM_A_CMD	MEM_4QS_VDD	MEM_CMD	MEM A BA<2..0>	1405	2605	2607
MEM_A_CMD	MEM_4QS_VDD	MEM_CMD	MEM A RAS L	1405	2605	
MEM_A_CMD	MEM_4QS_VDD	MEM_CMD	MEM A CAS L	1405	2607	
MEM_A_CMD	MEM_4QS_VDD	MEM_CMD	MEM A WE L	1405	2607	
MEM_A_DQ_BVTE0	MEM_4QS	MEM_DATA	MEM A DQ<7..0>	1487	2602	2604
MEM_A_DQ_BVTE1	MEM_4QS	MEM_DATA	MEM A DQ<15..8>	1487	2602	2604
MEM_A_DQ_BVTE2	MEM_4QS	MEM_DATA	MEM A DQ<23..16>	1487	1407	2682
MEM_A_DQ_BVTE3	MEM_4QS	MEM_DATA	MEM A DQ<31..24>	1407	2602	2604
MEM_A_DQ_BVTE4	MEM_4QS	MEM_DATA	MEM A DQ<39..32>	1407	2685	2687
MEM_A_DQ_BVTE5	MEM_4QS	MEM_DATA	MEM A DQ<47..40>	1407	1407	2685
MEM_A_DQ_BVTE6	MEM_4QS	MEM_DATA	MEM A DQ<55..48>	1407	2685	2687
MEM_A_DQ_BVTE7	MEM_4QS	MEM_DATA	MEM A DQ<63..56>	1407	26A5	26A7
MEM_A_DM_BVTE0	MEM_4QS	MEM_DATA	MEM A DM<0>	14A7	2604	
MEM_A_DM_BVTE1	MEM_4QS	MEM_DATA	MEM A DM<1>	14A7	2602	
MEM_A_DM_BVTE2	MEM_4QS	MEM_DATA	MEM A DM<2>	1487	2684	
MEM_A_DM_BVTE3	MEM_4QS	MEM_DATA	MEM A DM<3>	1487	2602	
MEM_A_DM_BVTE4	MEM_4QS	MEM_DATA	MEM A DM<4>	1487	2685	
MEM_A_DM_BVTE5	MEM_4QS	MEM_DATA	MEM A DM<5>	1487	2687	
MEM_A_DM_BVTE6	MEM_4QS	MEM_DATA	MEM A DM<6>	1487	2685	
MEM_A_DM_BVTE7	MEM_4QS	MEM_DATA	MEM A DM<7>	1487	26A7	
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	1405	2602	
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	1405	2602	
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	1405	2604	
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	1405	2604	
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	1405	2682	
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	1405	2602	
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	1405	2604	
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	1405	2604	
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	1405	2687	
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	1405	2687	
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	1405	2685	
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	1405	2685	
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	1405	2687	
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	1405	2687	
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	1405	26A5	
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	1405	26A5	
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	1481	2705	2707
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	1481	2705	2707
MEM_B_CKE	MEM_4QS_VDD	MEM_CTRL	MEM B CKE<3..0>	14A1	2705	2707
MEM_B_CKE	MEM_4QS_VDD	MEM_CTRL	MEM B CS L<3..0>	1481	2705	2707
MEM_B_ODT	MEM_4QS_VDD	MEM_CTRL	MEM B ODT<3..0>	1481	2705	
MEM_B_CMD	MEM_4QS_VDD	MEM_CMD	MEM B A<14..0>	1481	1401	2705
MEM_B_CMD	MEM_4QS_VDD	MEM_CMD	MEM B BA<2..0>	1401	2705	2707
MEM_B_CMD	MEM_4QS_VDD	MEM_CMD	MEM B RAS L	1401	2705	
MEM_B_CMD	MEM_4QS_VDD	MEM_CMD	MEM B CAS L	1401	2707	
MEM_B_CMD	MEM_4QS_VDD	MEM_CMD	MEM B WE L	1401	2707	
MEM_B_DQ_BVTE0	MEM_4QS	MEM_DATA	MEM B DQ<7..0>	1483	2702	2704
MEM_B_DQ_BVTE1	MEM_4QS	MEM_DATA	MEM B DQ<15..8>	1483	2702	2704
MEM_B_DQ_BVTE2	MEM_4QS	MEM_DATA	MEM B DQ<23..16>	1483	1403	2702
MEM_B_DQ_BVTE3	MEM_4QS	MEM_DATA	MEM B DQ<31..24>	1403	2782	2784
MEM_B_DQ_BVTE4	MEM_4QS	MEM_DATA	MEM B DQ<39..32>	1403	2785	2787
MEM_B_DQ_BVTE5	MEM_4QS	MEM_DATA	MEM B DQ<47..40>	1403	1403	2785
MEM_B_DQ_BVTE6	MEM_4QS	MEM_DATA	MEM B DQ<55..48>	1403	2785	2787
MEM_B_DQ_BVTE7	MEM_4QS	MEM_DATA	MEM B DQ<63..56>	1403	27A5	27A7
MEM_B_DM_BVTE0	MEM_4QS	MEM_DATA	MEM B DM<0>	14A3	2704	
MEM_B_DM_BVTE1	MEM_4QS	MEM_DATA	MEM B DM<1>	14A3	2702	
MEM_B_DM_BVTE2	MEM_4QS	MEM_DATA	MEM B DM<2>	1483	2702	
MEM_B_DM_BVTE3	MEM_4QS	MEM_DATA	MEM B DM<3>	1483	2784	
MEM_B_DM_BVTE4	MEM_4QS	MEM_DATA	MEM B DM<4>	1483	2785	
MEM_B_DM_BVTE5	MEM_4QS	MEM_DATA	MEM B DM<5>	1483	2787	
MEM_B_DM_BVTE6	MEM_4QS	MEM_DATA	MEM B DM<6>	1483	2785	
MEM_B_DM_BVTE7	MEM_4QS	MEM_DATA	MEM B DM<7>	1483	27A7	
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	1401	2702	
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	1401	2702	
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	1401	2704	
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	1401	2704	
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	1401	2704	
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	1401	2704	
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	1401	2782	
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	1401	2702	
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	1401	2787	
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	1401	2787	
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	1401	2785	
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	1401	2785	
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	1401	2787	
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	1401	2787	
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	1401	27A5	
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	1401	27A5	
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP_VDD	1506		
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP_GND	1506		

8

7

6

5

4

3

2

1

Memory Constraints

Apple Inc.

051-7898

C.0.0

101 OF 109

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SYNC MASTER=T18 MLB
SYNC DATE=01/04/2008
DRAWING NUMBER
051-7898
REVISION
C.0.0
PAGE
101 OF 109
SHEET
101 OF 109
DESIGN SHEETS
OF
TOTAL DESIGN SHEETS

8

7

6

5

4

3

2

1

</

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMG_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	= 2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.


SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_DEBUG	PCT_55G	PCT	MCP_DEBUG<7..0>	1203 1807
PCT_AD	PCT_55G	PCT	PCT_AD<23..8>	
PCT_AD24	PCT_55G	PCT	PCT_AD<24>	
PCT_AD	PCT_55G	PCT	PCT_AD<31..25>	
PCT_AD	PCT_55G	PCT	PCT_PAR	
PCT_C_BE_L	PCT_55G	PCT	PCT_C_BE_L<3..0>	
PCT_CNTR	PCT_55G	PCT	PCT_IRDY_L	1883 2484
PCT_CNTR	PCT_55G	PCT	PCT_DRVSEL_L	
PCT_CNTR	PCT_55G	PCT	PCT_PERR_L	
PCT_CNTR	PCT_55G	PCT	PCT_SERR_L	
PCT_CNTR	PCT_55G	PCT	PCT_STOP_L	
PCT_CNTR	PCT_55G	PCT	PCT_TRDY_L	
PCT_CNTR	PCT_55G	PCT	PCT_FRAME_L	
PCT_RQ00_L	PCT_55G	PCT	PCT_REQ0_L	
PCT_GNT0_L	PCT_55G	PCT	PCT_GNT0_L	1802 1807
PCT_RR01_L	PCT_55G	PCT	PCT_RR01_L	
PCT_GNT1_L	PCT_55G	PCT	PCT_GNT1_L	1802 1807
PCT_INTW_L	PCT_55G	PCT	PCT_INTW_L	
PCT_INTX_L	PCT_55G	PCT	PCT_INTX_L	
PCT_INTY_L	PCT_55G	PCT	PCT_INTY_L	
PCT_INTZ_L	PCT_55G	PCT	PCT_INTZ_L	
MCP_PCT_CLK2	CLK_PCT_55G	CLK_PCT	PCT_CLK33M MCP_R	1805
	CLK_PCT_55G	CLK_PCT	PCT_CLK33M MCP	1805
LPC_AD	LPC_55G	LPC	LPC_AD<3..0>	1883 4203
LPC_FRAME_L	LPC_55G	LPC	LPC_FRAME_L	1803 4203
LPC_RESET_L	LPC_55G	LPC	LPC_RESET_L	1803 2404
MCP_LPC_CLK0	CLK_LPC_55G	CLK_LPC	LPC_CLK33M SMC_R	1883 2484
	CLK_LPC_55G	CLK_LPC	LPC_CLK33M SMC	2481 4008
	CLK_LPC_55G	CLK_LPC	LPC_CLK33M LPCPLUS	2481 4203
USB_EXTA	USB_90D	USB	USB_EXTA_P	1903 3848
	USB_90D	USB	USB_EXTA_N	1903 3848
	USB_90D	USB	USB_EXTA_MIXED_P	3804
	USB_90D	USB	USB_EXTA_MIXED_N	3804
	USB_90D	USB	CONN_USB_EXTA_P	3803
	USB_90D	USB	CONN_USB_EXTA_N	3803
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	1903 2985
	USB_90D	USB	USB_CAMERA_N	1903 2985
	USB_90D	USB	USB_CAMERA_CONN_P	605 2987
	USB_90D	USB	USB_CAMERA_CONN_N	605 2987
USB_BT	USB_90D	USB	USB_BT_P	1903 2985
	USB_90D	USB	USB_BT_N	1903 2985
	USB_90D	USB	CONN_USB2_BT_P	605 2987
	USB_90D	USB	CONN_USB2_BT_N	605 2987
USB_TPAD	USB_90D	USB	USB_TPAD_P	1903 4888
	USB_90D	USB	USB_TPAD_N	1903 4888
	USB_90D	USB	USB_TPAD_R_P	4887
	USB_90D	USB	USB_TPAD_R_N	4887
USB_IR	USB_90D	USB	USB_IR_P	1903 3907
	USB_90D	USB	USB_IR_N	1903 3907
USB_EXTB	USB_90D	USB	USB_EXTB_P	1903 3844
	USB_90D	USB	USB_EXTB_N	1903 3844
	USB_90D	USB	CONN_USB_EXTB_P	3883
	USB_90D	USB	CONN_USB_EXTB_N	3883
USB_SD	USB_90D	USB	USB_CARDREADER_P	1903 3007
	USB_90D	USB	USB_CARDREADER_N	1903 3007
MCP_USB_RB1A2	MCP_USB_RB1A2		MCP_USB_RB1A2_GND	1904
SMBUS_MCP_0_CLK	SMB_55G	SMB	SMBUS_MCP_0_CLK	1286 2003 4388
SMBUS_MCP_0_DATA	SMB_55G	SMB	SMBUS_MCP_0_DATA	1286 2003
SMBUS_MCP_1_CLK	SMB_55G	SMB	SMBUS_MCP_1_CLK	2003 4388
SMBUS_MCP_1_DATA	SMB_55G	SMB	SMBUS_MCP_1_DATA	2003 4388
HDA_BIT_CLK	HDA_55G	HDA	HDA_BIT_CLK	2002 5207
HDA_BIT_CLK_R	HDA_55G	HDA	HDA_BIT_CLK_R	2007 2004
HDA_SYNC	HDA_55G	HDA	HDA_SYNC	2002 5207
HDA_SYNC_R	HDA_55G	HDA	HDA_SYNC_R	2007 2004
HDA_RST_L	HDA_55G	HDA	HDA_RST_R_L	2007 2004
	HDA_55G	HDA	HDA_RST_L	2002 5207
HDA_SDIN0	HDA_55G	HDA	HDA_SDIN0	2007 5207
	HDA_55G	HDA	HDA_SDIN_CODEC	
HDA_SDOUT	HDA_55G	HDA	HDA_SDOUT	2002 5207
	HDA_55G	HDA	HDA_SDOUT_R	2007 2004
MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	2007
MCP_SIO_CLK	CLK_SIO/55G	CLK_SIO/55G	FM_CLK32K_SUSCLK_R	2083 2484
	CLK_SIO/55G	CLK_SIO/55G	FM_CLK32K_SUSCLK	2481 4005
SPI_CLK	SPI_55G	SPI	SPI_CLK_R	2083 4245 4205
	SPI_55G	SPI	SPI_CLK	5105
	SPI_55G	SPI	SPI_ALT_CLK	4205 4203
SPI_MOSI	SPI_55G	SPI	SPI_MOSI_R	2083 4245 4207
	SPI_55G	SPI	SPI_MOSI	5104
	SPI_55G	SPI	SPI_ALT_MOSI	4205 4205
SPI_MISO	SPI_55G	SPI	SPI_MISO	2083

SYNC MASTER-T18 MLB		SYNC DATE=12/14/2007	
PAGE TITLE			
MCP Constraints 2			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7898	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
SECURE DESIGN SHEET		BRANCH	
		PAGE	103 OF 109
		SHEET	
		SHEET# OF <TOT	

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD 1706
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND 1706
	MCP_CLK25M_BUF0	ENET_MII_55G	MCP_BUF0_CLK	MCP CLK25M BUF0_R 1703 32A5
		ENET_MII_55G	MCP_BUF0_CLK	RTL8211 CLK25M CXTAL1 3186 32A3
	ENET_INTR_1	ENET_MII_55G	ENET_MII	ENET_INTR_L
	ENET_MDIO	ENET_MII_55G	ENET_MII	ENET MDIO 1703 3186
	ENET_MDC	ENET_MII_55G	ENET_MII	ENET MDC 1703 3186
	ENET_PWRDWN_L	ENET_MII_55G	ENET_MII	ENET_PWRDWN_L
		ENET_MII_55G	ENET_MII	ENET_CLK125M EXCLK_R 3104
	ENET_RXCLK	ENET_MII_55G	ENET_MII	ENET_CLK125M EXCLK 1706 31C1
		ENET_MII_55G	ENET_MII	ENET BXD R<3..0> 3104
	ENET_BXD	ENET_MII_55G	ENET_MII	ENET BXD<0> 1706 31C1
	ENET_BXD_STRAP	ENET_MII_55G	ENET_MII	ENET BXD<3..1> 1706 31C1
	ENET_BXD	ENET_MII_55G	ENET_MII	ENET BX CTRL 1706 31B1
		ENET_MII_55G	ENET_MII	ENET EXCTL_R 31B4
		ENET_MII_55G	ENET_MII	ENET_CLK125M TXCLK_R 3106
	ENET_TXCLK	ENET_MII_55G	ENET_MII	ENET_CLK125M TXCLK 1703 3108
	ENET_TXD0	ENET_MII_55G	ENET_MII	ENET TXD<0> 1703 3106
	ENET_TXD	ENET_MII_55G	ENET_MII	ENET TXD<3..1> 1703 3106
	ENET_TXD	ENET_MII_55G	ENET_MII	ENET TX CTRL 1703 31B6
		ENET_MII_55G	ENET_MII	ENET RESET_L 1703 31B7
	ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0> 31B3 33B8 33C8
		ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0> 31B3 33B8 33C8
		ENET_MDI_100D	ENET_MDI	ENET MDI TRAN P<3..0> 31B4 33C4 33C5
		ENET_MDI_100D	ENET_MDI	ENET MDI TRAN N<3..0> 31B4 33C4 33C5

