



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


Page	(.csa)	Contents	Sync	Date
45	49	SMC	T9_NAME	01/17/2007
46	50	SMC Support	(MASTER)	(MASTER)
47	51	LPC+ Debug Connector	M76_MLB	01/18/2007
48	52	SMBus Connections	(MASTER)	(MASTER)
49	53	Current & Voltage Sensing	(MASTER)	(MASTER)
50	54	Current Sensing	(MASTER)	(MASTER)
51	55	Thermal Sensors	(MASTER)	(MASTER)
52	56	Fan Connectors	M76_MLB	01/18/2007
53	58	ALS Support	M76_MLB	01/18/2007
54	59	Sudden Motion Sensor (SMS)	M76_MLB	01/18/2007
55	61	SPI BootROM	T9_NAME	01/17/2007
56	69	PBus-In & Battery Connectors	(M59_SYNC)	09/09/2006
57	70	Power FETs	M76_MLB	01/12/2007
58	71	IMVP6 CPU VCore Regulator	M76_MLB	01/23/2007
59	72	IMVP6 NB Gfx Core Regulator	M76_MLB	01/23/2007
60	73	5V / 3.3V Power Supply	M76_MLB	01/23/2007
61	74	1.25V / 1.05V Power Supply	M76_MLB	01/23/2007
62	75	1.8V DDR2 Supply	M76_MLB	01/23/2007
63	76	1.5V Power Supply	M76_MLB	01/23/2007
64	77	FW PHY Power Supplies	M76_MLB	01/23/2007
65	78	3.425V G3Hot Supply & Power Control	(MASTER)	(MASTER)
66	80	NV G84M PCI-E	(MASTER)	(MASTER)
67	81	NV G84M Core/FB Power	(MASTER)	(MASTER)
68	82	NV G84M Frame Buffer I/F	(MASTER)	(MASTER)
69	84	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
70	85	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
71	86	NV G84M GPIO/MIO/Misc	(MASTER)	(MASTER)
72	87	GPU Straps	(MASTER)	(MASTER)
73	88	NV G84M Video Interfaces	(MASTER)	(MASTER)
74	89	GPU (G84M) Core Supply	(MASTER)	(MASTER)
75	90	LVDS Display Connector	(MASTER)	(MASTER)
76	94	DVI Display Connector	(MASTER)	(MASTER)
77	95	LVDS Interface Mux	(MASTER)	(MASTER)
78	96	M75 Specific Connectors	(M59_SYNC)	08/24/2006
79	100	CPU/FSB Constraints	T9_NAME	01/17/2007
80	101	NB Constraints	T9_NAME	01/17/2007
81	102	Memory Constraints	T9_NAME	01/17/2007
82	103	SB Constraints (1 of 2)	T9_NAME	01/17/2007
83	104	SB Constraints (2 of 2)	T9_NAME	01/17/2007
84	105	Clock & SMC Constraints	T9_NAME	01/17/2007
85	106	FireWire Constraints	T9_NAME	01/17/2007
86	107	GPU (G84M) Constraints	(MASTER)	(MASTER)
87	108	M75 Specific Constraints	(MASTER)	(MASTER)
88	109	M75 Rule Definitions	(MASTER)	(MASTER)


# ALIASES RESOLVED

Schematic / PCB #'s


DRAWING  
TITLE=MLB  
ABBREV=DRAWING  
LAST\_MODIFIED=Tue Jan 23 15:38:53 2007


DIMENSIONS ARE IN MILLIMETERS  XX : _____  X.XX : _____  X.XXX : _____  ANGLES : _____  DO NOT SCALE DRAWING	METRIC				 Apple Computer Inc.			
					NOTICE OF PROPRIETARY PROPERTY  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  I TO MAINTAIN THE DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
	DRAFTER _____ / _____  ENG APPD _____ / _____  QA APPD _____ / _____  RELEASE _____ / _____	DESIGN CK _____ / _____  MFG APPD _____ / _____  DESIGNER _____ / _____  SCALE _____ / _____ NONE	TITLE  SCHEM, OROYA, M75					
	MATERIAL/FINISH NOTED AS APPLICABLE					SIZE D		
 THIRD ANGLE PROJECTION		DRAWING NUMBER 051-7225			REV. 10.0.0			
		SHT 1 OF 88						






Power Block Diagram		
SYNC_MASTER=(T9_MLB)		SYNC_DATE=08/23/2006
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 3 OF 88	



Power Block Diagram		
SYNC_MASTER=N/A		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 4 OF 88	


	8	7	6	5	4	3	2	1																																																																																																																																																
D	BOM Variants																																																																																																																																																							
	<table><tr><th>BOM NUMBER</th><th>BOM NAME</th><th>BOM OPTIONS</th></tr><tr><td>630-7931</td><td>PCBA,OROYA1,M75</td><td>M75_COMMON,EEE_X5D,CPU_2_2GHZ,FB_128_SAMSUNG</td></tr><tr><td>630-7932</td><td>PCBA,OROYA2,M75</td><td>M75_COMMON,EEE_X5E,CPU_2_4GHZ,FB_256_SAMSUNG</td></tr><tr><td>630-8659</td><td>PCBA,OROYA1,VRAM-HY,M75</td><td>M75_COMMON,EEE_XXS,CPU_2_2GHZ,FB_128_HYNIX</td></tr><tr><td>630-8662</td><td>PCBA,OROYA2,VRAM-HY,M75</td><td>M75_COMMON,EEE_XXT,CPU_2_4GHZ,FB_256_HYNIX</td></tr></table>								BOM NUMBER	BOM NAME	BOM OPTIONS	630-7931	PCBA,OROYA1,M75	M75_COMMON,EEE_X5D,CPU_2_2GHZ,FB_128_SAMSUNG	630-7932	PCBA,OROYA2,M75	M75_COMMON,EEE_X5E,CPU_2_4GHZ,FB_256_SAMSUNG	630-8659	PCBA,OROYA1,VRAM-HY,M75	M75_COMMON,EEE_XXS,CPU_2_2GHZ,FB_128_HYNIX	630-8662	PCBA,OROYA2,VRAM-HY,M75	M75_COMMON,EEE_XXT,CPU_2_4GHZ,FB_256_HYNIX																																																																																																																																	
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																																																																																																						
630-7931	PCBA,OROYA1,M75	M75_COMMON,EEE_X5D,CPU_2_2GHZ,FB_128_SAMSUNG																																																																																																																																																						
630-7932	PCBA,OROYA2,M75	M75_COMMON,EEE_X5E,CPU_2_4GHZ,FB_256_SAMSUNG																																																																																																																																																						
630-8659	PCBA,OROYA1,VRAM-HY,M75	M75_COMMON,EEE_XXS,CPU_2_2GHZ,FB_128_HYNIX																																																																																																																																																						
630-8662	PCBA,OROYA2,VRAM-HY,M75	M75_COMMON,EEE_XXT,CPU_2_4GHZ,FB_256_HYNIX																																																																																																																																																						
C	M75 BOM Groups																																																																																																																																																							
	<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>M75_COMMON</td><td>ALTERNATE,COMMON,M75_COMMON1,M75_COMMON2,M75_DEBUG,M75_PROGPARTS</td></tr><tr><td>M75_COMMON1</td><td>EXTGPU_RST_YES,GPU_TMP401,HDCP,ISL9504B,LVDS_SEL_RESUME,ONEWIRE_PU</td></tr><tr><td>M75_COMMON2</td><td>P1V8S3_1V825,SLG2AP101,SMS_MOT_DIS,YUKON_ULTRA,VGA_TERM_CONN</td></tr><tr><td>M75_DEBUG</td><td>SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS</td></tr><tr><td>M75_PROGPARTS</td><td>BOOTROM_PROG,SMC_PROG</td></tr></table> <table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>FB_128_SAMSUNG</td><td>VRAM_128,VRAM_SAMSUNG,VRAM_128_SAMSUNG</td></tr><tr><td>FB_128_HYNIX</td><td>VRAM_128,VRAM_HYNIX,VRAM_128_HYNIX</td></tr><tr><td>FB_256_SAMSUNG</td><td>VRAM_256,VRAM_SAMSUNG,VRAM_256_SAMSUNG</td></tr><tr><td>FB_256_HYNIX</td><td>VRAM_256,VRAM_HYNIX,VRAM_256_HYNIX</td></tr></table>								BOM GROUP	BOM OPTIONS	M75_COMMON	ALTERNATE,COMMON,M75_COMMON1,M75_COMMON2,M75_DEBUG,M75_PROGPARTS	M75_COMMON1	EXTGPU_RST_YES,GPU_TMP401,HDCP,ISL9504B,LVDS_SEL_RESUME,ONEWIRE_PU	M75_COMMON2	P1V8S3_1V825,SLG2AP101,SMS_MOT_DIS,YUKON_ULTRA,VGA_TERM_CONN	M75_DEBUG	SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS	M75_PROGPARTS	BOOTROM_PROG,SMC_PROG	BOM GROUP	BOM OPTIONS	FB_128_SAMSUNG	VRAM_128,VRAM_SAMSUNG,VRAM_128_SAMSUNG	FB_128_HYNIX	VRAM_128,VRAM_HYNIX,VRAM_128_HYNIX	FB_256_SAMSUNG	VRAM_256,VRAM_SAMSUNG,VRAM_256_SAMSUNG	FB_256_HYNIX	VRAM_256,VRAM_HYNIX,VRAM_256_HYNIX																																																																																																																										
BOM GROUP	BOM OPTIONS																																																																																																																																																							
M75_COMMON	ALTERNATE,COMMON,M75_COMMON1,M75_COMMON2,M75_DEBUG,M75_PROGPARTS																																																																																																																																																							
M75_COMMON1	EXTGPU_RST_YES,GPU_TMP401,HDCP,ISL9504B,LVDS_SEL_RESUME,ONEWIRE_PU																																																																																																																																																							
M75_COMMON2	P1V8S3_1V825,SLG2AP101,SMS_MOT_DIS,YUKON_ULTRA,VGA_TERM_CONN																																																																																																																																																							
M75_DEBUG	SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS																																																																																																																																																							
M75_PROGPARTS	BOOTROM_PROG,SMC_PROG																																																																																																																																																							
BOM GROUP	BOM OPTIONS																																																																																																																																																							
FB_128_SAMSUNG	VRAM_128,VRAM_SAMSUNG,VRAM_128_SAMSUNG																																																																																																																																																							
FB_128_HYNIX	VRAM_128,VRAM_HYNIX,VRAM_128_HYNIX																																																																																																																																																							
FB_256_SAMSUNG	VRAM_256,VRAM_SAMSUNG,VRAM_256_SAMSUNG																																																																																																																																																							
FB_256_HYNIX	VRAM_256,VRAM_HYNIX,VRAM_256_HYNIX																																																																																																																																																							
B	Bar Code Labels / EEE #'s																																																																																																																																																							
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:X5D]</td><td>CRITICAL</td><td>EEE_X5D</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:X5E]</td><td>CRITICAL</td><td>EEE_X5E</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:XXS]</td><td>CRITICAL</td><td>EEE_XXS</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:XXT]</td><td>CRITICAL</td><td>EEE_XXT</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:X5D]	CRITICAL	EEE_X5D	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:X5E]	CRITICAL	EEE_X5E	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:XXS]	CRITICAL	EEE_XXS	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:XXT]	CRITICAL	EEE_XXT																																																																																																																		
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																			
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:X5D]	CRITICAL	EEE_X5D																																																																																																																																																			
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:X5E]	CRITICAL	EEE_X5E																																																																																																																																																			
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:XXS]	CRITICAL	EEE_XXS																																																																																																																																																			
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:XXT]	CRITICAL	EEE_XXT																																																																																																																																																			
A	Module Parts																																																																																																																																																							
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>337S3427</td><td>1</td><td>IC,MDC,SR,E0,ES2,2.00,800FSB,4M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_0GHZ</td></tr><tr><td>337S3428</td><td>1</td><td>IC,MDC,SR,E0,ES2,2.20,800FSB,4M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_2GHZ</td></tr><tr><td>337S3429</td><td>1</td><td>IC,MDC,SR,E0,ES2,2.40,800FSB,4M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_4GHZ</td></tr><tr><td>338S0388</td><td>1</td><td>IC,GPU,NV G84M,BGA</td><td>U8000</td><td>CRITICAL</td><td></td></tr><tr><td>338S0381</td><td>1</td><td>IC,NB,CRESTLINE,965PM,B0,ES2</td><td>U1400</td><td>CRITICAL</td><td></td></tr><tr><td>338S0335</td><td>1</td><td>IC,SB,ICH8M,B0,ES1,ES2,BGA</td><td>U2300</td><td>CRITICAL</td><td></td></tr><tr><td>353S1461</td><td>1</td><td>IC,ISL9504,SYNC REG CTRL,2PKAS,QFN48,LF</td><td>U7100</td><td>CRITICAL</td><td>ISL9504A</td></tr><tr><td>353S1651</td><td>1</td><td>IC,ISL9504B,2PH IMVP6 REG,PMON,QFN48</td><td>U7100</td><td>CRITICAL</td><td>ISL9504B</td></tr><tr><td>359S0127</td><td>1</td><td>IC,68 PIN,CK505,LOW POWER CLOCK GENER</td><td>U2900</td><td>CRITICAL</td><td>SLG8LP537</td></tr><tr><td>359S0130</td><td>1</td><td>IC,SLG2AP101,LW PWR CLK GEN,CK505,QFN68</td><td>U2900</td><td>CRITICAL</td><td>SLG2AP101</td></tr><tr><td>338S0386</td><td>1</td><td>IC,88E8058,GIGABIT ENET XCVR,64P QFN</td><td>U3700</td><td>CRITICAL</td><td></td></tr><tr><td>338S0274</td><td>1</td><td>IC,SMC,HS8/2116</td><td>U4900</td><td>CRITICAL</td><td>SMC_BLANK</td></tr><tr><td>341S2004</td><td>1</td><td>IC,SMC,DEVELOPMENT,M75</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG</td></tr><tr><td>335S0384</td><td>1</td><td>IC,16MBIT 8-PIN SPI SERIAL FLASH,SOIC8</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr><tr><td>341S2002</td><td>1</td><td>IC,EFI ROM,DEVELOPMENT,M75</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG</td></tr></table> <table><tr><td>333S0404</td><td>4</td><td>IC,SGRAM,GDDR3,8Mx32,700MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>VRAM_128_SAMSUNG</td></tr><tr><td>333S0409</td><td>4</td><td>IC,SGRAM,GDDR3,8Mx32,700MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>VRAM_128_HYNIX</td></tr><tr><td>333S0382</td><td>4</td><td>IC,SGRAM,GDDR3,16Mx32,700MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr><tr><td>333S0401</td><td>4</td><td>IC,SGRAM,GDDR3,16Mx32,700MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr></table> <table><tr><th>PART NUMBER</th><th>IS ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>157S0011</td><td>157S0030</td><td></td><td>ALL</td><td>SK alt to TDK/RT-Tech magnetics</td></tr><tr><td>152S0476</td><td>152S0276</td><td></td><td>ALL</td><td>Inductor alternate</td></tr><tr><td>353S1681</td><td>353S1294</td><td></td><td>ALL</td><td>TI alt to National</td></tr><tr><td>138S0603</td><td>138S0602</td><td></td><td>ALL</td><td>Murata alt to Samsung</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3427	1	IC,MDC,SR,E0,ES2,2.00,800FSB,4M,BGA	U1000	CRITICAL	CPU_2_0GHZ	337S3428	1	IC,MDC,SR,E0,ES2,2.20,800FSB,4M,BGA	U1000	CRITICAL	CPU_2_2GHZ	337S3429	1	IC,MDC,SR,E0,ES2,2.40,800FSB,4M,BGA	U1000	CRITICAL	CPU_2_4GHZ	338S0388	1	IC,GPU,NV G84M,BGA	U8000	CRITICAL		338S0381	1	IC,NB,CRESTLINE,965PM,B0,ES2	U1400	CRITICAL		338S0335	1	IC,SB,ICH8M,B0,ES1,ES2,BGA	U2300	CRITICAL		353S1461	1	IC,ISL9504,SYNC REG CTRL,2PKAS,QFN48,LF	U7100	CRITICAL	ISL9504A	353S1651	1	IC,ISL9504B,2PH IMVP6 REG,PMON,QFN48	U7100	CRITICAL	ISL9504B	359S0127	1	IC,68 PIN,CK505,LOW POWER CLOCK GENER	U2900	CRITICAL	SLG8LP537	359S0130	1	IC,SLG2AP101,LW PWR CLK GEN,CK505,QFN68	U2900	CRITICAL	SLG2AP101	338S0386	1	IC,88E8058,GIGABIT ENET XCVR,64P QFN	U3700	CRITICAL		338S0274	1	IC,SMC,HS8/2116	U4900	CRITICAL	SMC_BLANK	341S2004	1	IC,SMC,DEVELOPMENT,M75	U4900	CRITICAL	SMC_PROG	335S0384	1	IC,16MBIT 8-PIN SPI SERIAL FLASH,SOIC8	U6100	CRITICAL	BOOTROM_BLANK	341S2002	1	IC,EFI ROM,DEVELOPMENT,M75	U6100	CRITICAL	BOOTROM_PROG	333S0404	4	IC,SGRAM,GDDR3,8Mx32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_128_SAMSUNG	333S0409	4	IC,SGRAM,GDDR3,8Mx32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_128_HYNIX	333S0382	4	IC,SGRAM,GDDR3,16Mx32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_256_SAMSUNG	333S0401	4	IC,SGRAM,GDDR3,16Mx32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_256_HYNIX	PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	157S0011	157S0030		ALL	SK alt to TDK/RT-Tech magnetics	152S0476	152S0276		ALL	Inductor alternate	353S1681	353S1294		ALL	TI alt to National	138S0603	138S0602		ALL
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																																			
337S3427	1	IC,MDC,SR,E0,ES2,2.00,800FSB,4M,BGA	U1000	CRITICAL	CPU_2_0GHZ																																																																																																																																																			
337S3428	1	IC,MDC,SR,E0,ES2,2.20,800FSB,4M,BGA	U1000	CRITICAL	CPU_2_2GHZ																																																																																																																																																			
337S3429	1	IC,MDC,SR,E0,ES2,2.40,800FSB,4M,BGA	U1000	CRITICAL	CPU_2_4GHZ																																																																																																																																																			
338S0388	1	IC,GPU,NV G84M,BGA	U8000	CRITICAL																																																																																																																																																				
338S0381	1	IC,NB,CRESTLINE,965PM,B0,ES2	U1400	CRITICAL																																																																																																																																																				
338S0335	1	IC,SB,ICH8M,B0,ES1,ES2,BGA	U2300	CRITICAL																																																																																																																																																				
353S1461	1	IC,ISL9504,SYNC REG CTRL,2PKAS,QFN48,LF	U7100	CRITICAL	ISL9504A																																																																																																																																																			
353S1651	1	IC,ISL9504B,2PH IMVP6 REG,PMON,QFN48	U7100	CRITICAL	ISL9504B																																																																																																																																																			
359S0127	1	IC,68 PIN,CK505,LOW POWER CLOCK GENER	U2900	CRITICAL	SLG8LP537																																																																																																																																																			
359S0130	1	IC,SLG2AP101,LW PWR CLK GEN,CK505,QFN68	U2900	CRITICAL	SLG2AP101																																																																																																																																																			
338S0386	1	IC,88E8058,GIGABIT ENET XCVR,64P QFN	U3700	CRITICAL																																																																																																																																																				
338S0274	1	IC,SMC,HS8/2116	U4900	CRITICAL	SMC_BLANK																																																																																																																																																			
341S2004	1	IC,SMC,DEVELOPMENT,M75	U4900	CRITICAL	SMC_PROG																																																																																																																																																			
335S0384	1	IC,16MBIT 8-PIN SPI SERIAL FLASH,SOIC8	U6100	CRITICAL	BOOTROM_BLANK																																																																																																																																																			
341S2002	1	IC,EFI ROM,DEVELOPMENT,M75	U6100	CRITICAL	BOOTROM_PROG																																																																																																																																																			
333S0404	4	IC,SGRAM,GDDR3,8Mx32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_128_SAMSUNG																																																																																																																																																			
333S0409	4	IC,SGRAM,GDDR3,8Mx32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_128_HYNIX																																																																																																																																																			
333S0382	4	IC,SGRAM,GDDR3,16Mx32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_256_SAMSUNG																																																																																																																																																			
333S0401	4	IC,SGRAM,GDDR3,16Mx32,700MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_256_HYNIX																																																																																																																																																			
PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																																																				
157S0011	157S0030		ALL	SK alt to TDK/RT-Tech magnetics																																																																																																																																																				
152S0476	152S0276		ALL	Inductor alternate																																																																																																																																																				
353S1681	353S1294		ALL	TI alt to National																																																																																																																																																				
138S0603	138S0602		ALL	Murata alt to Samsung																																																																																																																																																				
	8	7	6	5	4	3	2	1																																																																																																																																																
								<div><div><div><div><div><div></div><div>APPLE COMPUTER INC.</div></div><div>SCALE NONE</div></div><div><div>SIZE D</div><div>DRAWING NUMBER 051-7225</div><div>REV. 10.0.0</div></div><div><div>SHT 5</div><div>OF 88</div></div></div></div></div>	<div><div><div>BOM Configuration</div><div><div>SYNC_MASTER=N/A</div><div>SYNC_DATE=N/A</div></div><div>NOTICE OF PROPRIETARY PROPERTY</div><div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div><div>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</div><div>II NOT TO REPRODUCE OR COPY IT</div><div>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div></div></div>																																																																																																																																															
















 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
	SCALE	SHT	OF
	NONE	11	88

CPU VCORE HF AND BULK DECOUPLING




CPU VCORE VID CONNECTIONS


79 11 CPU\_VID<0..6> = IMVP6\_VID<0..6> 7 58 79

MAKE\_BASE=TRUE

VCCP (CPU I/O) DECOUPLING



VCCA (CPU AVdd) DECOUPLING



CPU Decoupling & VID

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT


12

OF

88

# Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module

Please avoid any obstructions  
on even-numbered side of J1300

## eXtended Debug Port (XDP)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=12/12/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	13	88

D

C

B


A

D

C

B

A



NB CPU Interface

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.  
Tie VCC\_TX\_LVDS and VCCA\_LVDS to GND.  
  
If SDVO is used, VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only  
S-Video: DACB & DACC only  
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx\_DAC and TVx\_RTN to GND. Must power all TVDAC rails. VCCA\_TVx\_DAC and VCCA\_DAC\_BG can share filtering with VCCA\_CRT\_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA\_CRT.


CRT & TV-Out Disable

Tie TVx\_DAC, TVx\_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT\_TVO\_IREF to GND.  
Can tie the following rails to GND:  
VCCA\_CRT\_DAC, VCCA\_DAC\_BG, VCCA\_TVx\_DAC, VCCD\_CRT, VCCD\_QDAC and VCC\_SYNC.

NOTE: Must keep VDDC\_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.  
Can also tie CRT\_DDC\_\*, L\_CTRL\_\*, L\_DDC\_\*, SDVO\_CTRL\_\* and TV\_DCONSELx to GND.  
Tie DPLL\_REF\_CLK and DPLL\_REF\_SSCLK to GND.  
Tie DPLL\_REF\_CLK\* and DPLL\_REF\_SSCLK\* to VCC (VCore).  
Tie VCCA\_DPLLA and VCCA\_DPLLB to VCC (VCore).  
Tie VCC\_AXG and VCC\_AXG\_NCTF to GND.  
Leave GFX\_VID<3..0> and GFX\_VR\_EN as NC.



SDVO Alternate Function

SDVO\_TVCLKIN#  
SDVO\_INT#  
SDVO\_FLDSTALL#

SDVO\_TVCLKIN  
SDVO\_INT  
SDVO\_FLDSTALL

SDVOB\_RED#  
SDVOB\_GREEN#  
SDVOB\_BLUE#  
SDVOB\_CLKN  
SDVOC\_RED#  
SDVOC\_GREEN#  
SDVOC\_BLUE#  
SDVOC\_CLKN

SDVOB\_RED  
SDVOB\_GREEN  
SDVOB\_BLUE  
SDVOB\_CLKP  
SDVOC\_RED  
SDVOC\_GREEN  
SDVOC\_BLUE  
SDVOC\_CLKP

NB PEG / Video Interfaces

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	15	88





NB DDR2 Interfaces

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB Power 1

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		18	88



**NB Power 2**

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		19	88



Crestline Thermal Diode Pins  
Mainly for investigation. If not used,  
alias these nets directly to GND.

TDE_SENSE	VSS302	T29	GND
TDE_FORCE	VSS303	T31	NOTE: TDE = _P GND
TDB_FORCE	VSS304	T33	GND
TDB_SENSE	VSS305	R28	NOTE: TDB = _N GND

NB Grounds

SYNC\_MASTER=T9\_NOME

SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE  
NONE


SIZE  
D

DRAWING NUMBER  
051-7225

SHT  
20

REV.  
10.0.0

OF  
88



**NB Standard Decoupling**

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE	SHT		
	21 OF 88		


D




Crestline LVDS Support




C



B



A



NB Graphics Decoupling

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	22	88

Current numbers from Crestline EDS Addendum, doc #20127.



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDs
HDA_SDOUT	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	23	88









**SB Decoupling**

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE	SHT		
	NONE	27	OF 88



D

C

B


A

D

C

B

A



FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-
1	27M	27M w/SS	SRC_0+	SRC_0-

(For Internal Graphics)  
(For External Graphics)

(\*) CLKREQ# internal pull-ups/downs only on SLG2AP101, not SLG8LP537.

One 0.1uF per power pin (place at pin).  
One 10uF cap per rail.

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- > NOTE: Pin 40 was PGMODE on SLG8LP537. Do not pull low on SLG8LP537 or device is set to CK410M mode.
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- > From ICH
- > ICH USB/Audio 48MHz
- > ICH SIO/LPC/REF 14.318MHz
- > TP or GPU PGOOD

NOTE: Pin 53 was REF\_1 on SLG8LP537.

Clock (CK505)

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE D      DRAWING NUMBER 051-7225      REV. 10.0.0




SCALE NONE      SHT 29      OF 88

## CK505 Configuration Straps

FCT\_SEL (GFX clock select)



FS\_A, FS\_B, FS\_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.


(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

## CLK Termination


(Note: HOST/SRC/GFX clock termination removed. Silago SL8GLP536 or equiv. support only)




## CLKREQ Controls



## GPU Clock Gating



## Unused Clocks



## Clock Termination

SYNC\_MASTER=(MASTER) SYNC\_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	30	88

Page Notes

Power aliases required by this page:

- =PP1V8\_S3M\_MEM\_A
- =PP0V9\_S3M\_MEM\_DIMMVREFA
- =PPSPD\_S0M\_MEM\_A (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C\_SODIMMA\_SCL
- =I2C\_SODIMMA\_SDA

BOM options provided by this page:

(NONE)

"Factory" (thru-hole) slot

DDR2 Bypass Caps  
(For return current)

DDR2 SO-DIMM Connector A

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7225

10.0.0

SCALE

NONE

SHT

31

OF

88

Page Notes


Power aliases required by this page:  
- =PP1V8\_S3M\_MEM\_B  
- =PP0V9\_S3M\_MEM\_DIMMVREFB  
- =PPSPD\_S0M\_MEM\_B (2.5V - 3.3V)

Signal aliases required by this page:  
- =I2C\_SODIMMB\_SCL  
- =I2C\_SODIMMB\_SDA

BOM options provided by this page:  
(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps  
(For return current)



DDR2 SO-DIMM Connector B

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	32	88

One cap for each side of every RPAK, one cap for every two discrete resistors  
Ensure CS\_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination

SYNC\_MASTER=(T9\_NOME) SYNC\_DATE=11/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE


SHT

33

OF

88

Left I/O Board Connector



Left I/O Board Connector

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	34	88

Page Notes

Power aliases required by this page:  
- =PP3V3\_ENET\_PHY (EC / Ultra)  
- =PP1V8R2V5\_ENET\_PHY (2.5V / 1.8V)  
- =YUKON\_EC\_PP2V5\_ENET (2.5V / GND)  
- =PP1V2\_ENET\_PHY

Signal aliases required by this page:  
- =ENET\_CLKREQ\_L (NC/TP for Yukon EC)  
- =ENET\_VMAIN\_AVLBL (See note by pin)

BOM options provided by this page:  
YUKON\_EC - Selects Yukon EC RSET value.  
YUKON\_ULTRA - Selects Yukon Ultra RSET.


NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

Yukon EC		Yukon Ultra	
No link:	171 mA	No link:	130 mA
10 Mbps:	179 mA	10 Mbps:	130 mA
100 Mbps:	203 mA	100 Mbps:	150 mA
1000 Mbps:	426 mA	1000 Mbps:	290 mA

Yukon EC		Yukon Ultra	
No link:	4 mA	No link:	60 mA
10 Mbps:	4 mA	10 Mbps:	70 mA
100 Mbps:	4 mA	100 Mbps:	70 mA
1000 Mbps:	4 mA	1000 Mbps:	80 mA

Yukon EC (2.5V)		Yukon Ultra (1.8V)	
No link:	82 mA	No link:	0 mA
10 Mbps:	108 mA	10 Mbps:	30 mA
100 Mbps:	126 mA	100 Mbps:	40 mA
1000 Mbps:	218 mA	1000 Mbps:	150 mA

GND  
Yukon EC: Alias to PP1V8R2V5\_ENET\_PHY\_AVDD, add 1x 0.1uF & 1x 0.001uF caps  
Yukon Ultra: Alias to GND



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, SO8	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC


To support Yukon EC and Ultra on the same board:

- Alias =YUKON\_EC\_PP2V5\_ENET to PP1V8R2V5\_ENET\_PHY\_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5\_ENET\_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET\_CLKREQ\_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON\_ULTRA)
- Use YUKON\_EC and YUKON\_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)		
SYNC_MASTER=T9_NOME		SYNC_DATE=01/17/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 35	OF 88

ENET Enable Generation


"ENET" = "S0" || ("S3" && "AC" && "WOL\_EN")  
NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.



3.3V ENET FET


WLAN Enable Generation

"WLAN" = "S0" || ("S3" && "AC" && "WOW\_EN")  
NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.




Yukon AVDDL LDO

1.9V for Yukon Ultra, 2.5V for Yukon EC  
Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES,31.6K,1%,1/16W,402,LF	R3855		YUKON_EC

Yukon Crystal



Yukon Power Control

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	36	88


Page Notes

Power aliases required by this page:  
- =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	37	88



8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



DSx Straps: PP3V3\_FW  
Hi: Data-Strobe only (1394a).  
Lo: Beta Mode enable (1394b).  
Strap via alias on port page.

Power Class:  
Single-port / Desktop systems are Power Class 0 ('000').  
Multi-port Portable systems are Power Class 4 ('100').  
Implement 1K pull-up or pull-down on port page.

C4150 with internal pull-up provides PHY power-up reset.

No need for DS2 pull-down on TSB83AA22A, as 3rd FireWire port is not pinned out.

R4160 provides isolation between R4161 and unpowered LLC.

FireWire PHY (TSB83AA22)  
SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 39	OF 88

8 7 6 5 4 3 2 1

Page Notes



Power aliases required by this page:  
- =PPBUS\_S5\_FWPWSW (system supply for bus power)  
- =PP3V3\_FW\_LATEVG\_ACTIVE  
- =PPVP\_FW\_SUMNODE (power passthru summation node)  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
- FW\_PORT\_FAULT\_PU

FireWire Port Power Switch



Current Limit/Active Late-VG Protection

Late-VG Event Detection



FireWire Port Power

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	40	88

Power aliases required by this page:

- =PPVP\_FW\_PORT0
- =PPVP\_FW\_PORT1
- =PP3V3\_FW\_LATEVG
- =GND\_CHASSIS\_FW\_PORT0L
- =GND\_CHASSIS\_FW\_PORT0U
- =GND\_CHASSIS\_FW\_PORT1
- =GND\_CHASSIS\_FW\_EMI\_R

---

Signal aliases required by this page:  
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

---

BOM options provided by this page:  
(NONE)

---

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

---


1394b implementation based on Apple  
FireWire Design Guide (FWDG 0.6, 5/14/03)

64 41 40 39 8 PP3V3 FW  
(4) 41 40 39 8 PP3V3 FW  
1394A) 40 39 8 PP3V3 FW  
GND


[illegible]

64 41 40 39 8 PP3V3 FW 332 1 2 R4390 1uF MF 402 16W 402 3 1 PP2V4 FW LATEVG 40 41 MIN LINE MIN NECK WIDTH=0.28 mm VOLTAGE=2.4V CRITICAL ESD and late-VG rail for snap-back diodes (Common to all ports) D4390 MMBZ5227B SOT23

PP2V4\_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin. R4390 should be 390 Ohms max for a 3.3V rail



SYNC_MASTER=M76_MLB	SYNC_DATE=01/18/2007
<p>NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	



## D




## B




SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 42	OF 88


Port Power Switch



Right USB Port



USB/SMC Debug Mux




External USB Connector

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/18/2007


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 43	OF 88

Left Clutch Barrel Interconnect



SIM Interconnect



Left Clutch Barrel Interconnect

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	44	88

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



## D




## C



## A





LPC+ Debug Connector

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY







THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 47	OF 88





 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7225		10.0.0
	SCALE	SHT	OF	
	NONE	48	88	

D


D

CPU Voltage Sense / Filter

PBUS Voltage Sense & Filter



GPU Voltage Sense / Filter



C





C

NB GFX Current Sense Filter

CPU Current Sense Filter

DCIN Current Sense Filter

Battery (PBUS) Current Sense Filter



B





B

NB Core Current Sense Filter

GPU Current Sense Filter

NB 1.8V Current Sense Filter

S0/GPU 1.25V Current Sense Filter




A

A

Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)






NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	49	88



Current Sensing

SYNC\_MASTER= (MASTER) SYNC\_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


CPU T-Diode Thermal Sensor




GPU/Heat Pipe & Bottom Case Skin Thermal Sensor





GPU Die Thermal Sensor



Thermal Sensors		
SYNC_MASTER= (MASTER)		SYNC_DATE= (MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		51	88



Fan Connectors

SYNC\_MASTER=M76\_MLB      SYNC\_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		52	88


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE


NONE

SHT


53

OF

88



I2C addresses:  
ADDR low => 0x30, 0x31  
ADDR high => 0x32, 0x33  
Alias SCL/SDA to GND if using analog outputs only




Sudden Motion Sensor (SMS)  
SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/18/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	54	88



SPI BootROM

SYNC\_MASTER=T9\_NOME

SYNC\_DATE=01/17/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE	SHT	OF	
NONE	55	88	

Left I/O Power Connector



Battery Connector (Digital Signals)



PBus-In & Battery Connectors

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=09/09/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE


NONE


SHT

56


OF

88









## 5V / 3.3V Power Supply

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/23/2007

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT 60 OF 88	



D

D

C


C

B

B

A

A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0346	1	RES, 21.5K, 1%, 1/16W, 402, LF	R7520		P1V8S3_1V825

1.8V DDR2 Supply

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7225

SHT


62

OF

88

REV.

10.0.0



1.5V Power Supply

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 63	OF 88



**FW PHY Power Supplies**

SYNC\_MASTER=M76\_MLB SYNC\_DATE=01/23/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
	SCALE NONE	SHT 64	OF 88

## Power Control Signals



G84M GPU requires rails to come up in the following order:


- 1) 1.2V
- 2) 3.3V
- 3) Vcore
- 4) 1.8V

PP1V2\_GPU needs to ramp  
first via RC control

Fast wake glitch filter. Should not be necessary to stuff if GPU supplies and PGOOD revalidate before 99ms SMC timer expires.

## 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator


$$V_{out} = 1.25V * (1 + R_a / R_b) =$$

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

- Vout = 3.425  
200mA max output  
(Switcher limit)

## Unused PGOOD Signals


```

65 61 TP P1V25ENET PGOOD — TP P1V25ENET PGOOD 61 65
      — MAKE BASE=TRUE
65 62 TP P1V8S3 PGOOD — TP P1V8S3 PGOOD 62 65
      — MAKE BASE=TRUE

```


## 1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



NOTE: 0.9V/2.5V is not checked!  
Other S0 Rails PWRGD Circuit

Does not include GFX rails



LTC2900 typical threshold is 93.5% (4.675V, 3.086V, 1.685V, 1.120V)

3.425V G3Hot Supply & Power Control	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 65	OF 88

Page Notes

Power aliases required by this page:

- =PPIV2\_GPU\_PEX\_PLLXVDD
- =PPIV2\_GPU\_PEX\_IOVDDQ
- =PPIV2\_GPU\_PEX\_IOVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

77 74 71 68 66 57 8  
PPIV25\_GPU  
PPIV25\_GPU  
PPIV25\_GPU

PEX 1.2V Current = 2A

250mA

1500mA

180mA

20mA

PPIV2\_GPU\_PEX\_PLLAVDD F  
MIN LINE WIDTH=0.25 mm  
MIN NC-C-WIDTH=0.25 mm  
VOLTAGE=1.2V

PPIV2\_GPU\_PEX\_PLLVDD F  
MIN LINE WIDTH=0.25 mm  
MIN NC-C-WIDTH=0.25 mm  
VOLTAGE=1.2V



OMIT

U8000  
NB8P-GS-A1  
BGA  
(1 OF 8)

PCI-EXPRESS BUS INTERFACE

PEX\_TSTCLK\_OUT  
PEX\_TSTCLK\_OUT\_L  
TP\_GPU\_PEXTSTCLK\_P  
TP\_GPU\_PEXTSTCLK\_N

NV G84M PCI-E

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER

REV.

D

051-7225

10.0.0

SCALE

NONE

SHT

66

OF


88

Page Notes

Power aliases required by this page:  
- =PPVCORE\_GPU  
- =PP1V8\_GPU\_FBVDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



NV G84M Core/FB Power

SYNC\_MASTER= (MASTER) SYNC\_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	67	88

Page Notes

Power aliases required by this page:  
- =PP1V2\_GPU\_FBPLLAVDD  
- =PP1V8\_GPU\_FBI0

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



NV G84M Frame Buffer I/F  
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7225	REV. 10.0.0
SCALE NONE	SHT 68	OF 88

Power aliases required by this page:  
- =PP1V8\_S0\_FB\_VDD  
- =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



## GDDR3 Frame Buffer A

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

I I NOT TO REPRODUCE OR COPY IT

I I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	69	88

Power aliases required by this page:  
- =PP1V8\_S0\_FB\_VDD  
- =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



## GDDR3 Frame Buffer B

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

I I NOT TO REPRODUCE OR COPY IT

I I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	70	88

Page Notes

Power aliases required by this page:


- =PP3V3\_GPU\_VDD33
- =PP3V3\_GPU\_MIO
- =PP1V2\_GPU\_PLLVDD
- =PP1V2\_GPU\_H\_PLLVDD
- =PP1V2\_GPU\_VID\_PLLVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



NV G84M GPIO/MIO/Misc

SYNC\_MASTER= (MASTER) SYNC\_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

71

OF

88





Page Notes

Power aliases required by this page:  
- =PP1V8\_GPU\_IFPX  
- =PP3V3\_GPU\_IFPCD\_IOVDD  
- =PP3V3\_GPU\_DAC

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



Composite/S-Video	VGA	Component
C	R	Pr
Y	G	Y
Comp	B	Pb

NV G84M Video Interfaces

SYNC\_MASTER=(MASTER) SYNC\_DATA=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	73	88

GPU VCore Regulator

GPU VCore Current Sense



$$V_{out} = 1.25V \cdot \left(1 + \frac{R_a}{R_b}\right)$$
$$V_{out(min)} = 0.75V \cdot \left(1 + \frac{R_a}{R_b}\right)$$
$$R_{eq} = R_b \parallel R_c \parallel R_d \parallel R_e$$

GPU VCore Setpoints

VID2	VID1	VID0	C	D	E	Vout
0	0	0	-	-	-	0.965 (rsvd state)
0	0	1	Y	-	-	1.060 (max batt)
0	1	1	Y	Y	-	1.156 (balanced)
1	1	1	Y	Y	Y	1.251 (max perf)

All other states not defined

GPU (G84M) Core Supply

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LCD (LVDS) INTERFACE



LVD5 Display Connector

SYNC\_MASTER= (MASTER) SYNC\_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7225	10.0.0
SCALE		SHT	OF
NONE		75	88



## PGOOD Monitor for GPU Rails


LTC2900 provides programmable reset delay which is required to play nice with ICHx PGOOD circuit



Fast wake condition is worst case. ICHx can create an S3 duration of 1 RTC clock (32 us). If mux select is on core well and AND-gate is implemented, glitch filter or <99ms PGOOD assertion time is required for PGOODs to be valid at end of 99 ms SMC timer. If mux select on resume well, then observed PGOOD will not change during S3 transitions and ICHx will honor whatever PGOOD delays are provided.

NB LVDS I/F


## Mux Select Conditioning




NOTE: NAND-gate required if EXTGPU LVDS\_EN GPIO is on SB core well. Keeps PGOOD looking at non-GPU rails until GPIO switches back to default state and GPU power rails have come up and are valid (which should be before platform reset deasserts). Could be eliminated if GPIO moved to resume well.

GPU LVDS I/F


## LVDS I/F Mux




## LVDS Data Mux Power Supply



## GPU DDC Pass FETs



## Panel/Backlight Control Mux



NOTE: New H/W and S/W challenge since NB gfx might be powered off if using external GPU. S/W will have to guarantee that the "other" device is ready before a switch can occur. If mux select GPIO is still on a core well, this could mean powering up IG supply will be necessary before going to sleep to keep PGOODs valid.

## LVDS Interface Mux

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	77	88


Left ALS Connector



Top-Case Connector



SATA HDD & IR & SIL Flex Connector



M75 Specific Connectors

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7225	10.0.0
SCALE	SHT	OF
NONE	78	88

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2TO1	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BREQ0 L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DBSY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	10 14
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
CPU_IERR_L	CPU_55S		CPU IERR L	10
CPU_FERR_L	CPU_55S		CPU FERR L	10 23
CPU_PROCHOT_L	CPU_55S	CPU_2TO1	CPU PROCHOT L	10 46 58
CPU_PWRGD	CPU_55S		CPU PWRGD	7 10 13 23
CPU_FROM_SB	CPU_55S		CPU INTR	10 23
CPU_FROM_SB	CPU_55S		CPU NMI	10 23
CPU_FROM_SB	CPU_55S		CPU A20M L	10 23
CPU_FROM_SB	CPU_55S		CPU DPSLP L	7 10 23
CPU_FROM_SB	CPU_55S		CPU IGNE L	10 23
CPU_INIT_L	CPU_55S		CPU INIT L	10 23 47
CPU_FROM_SB	CPU_55S		CPU SMI L	10 23
CPU_FROM_SB	CPU_55S		CPU STPCLK L	7 10 33
PM_THRMTRIP_L	CPU_55S	CPU_2TO1	PM THRMTRIP L	10 16 23 46
FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L	7 10 14
PM_DPERSLPVR	CPU_55S	CPU_2TO1	PM DPERSLPVR	7 16 25 58
(See above)	CPU_55S	CPU_2TO1	IMVP_DPERSLPVR	7 58
CPU_BSEL0	CPU_55S	CPU_2TO1	CPU BSEL<0>	10 30
(See above)	CPU_55S	CPU_2TO1	NB BSEL<0>	13 16 30
CPU_BSEL1	CPU_55S	CPU_2TO1	CPU BSEL<1>	10 30
(See above)	CPU_55S	CPU_2TO1	NB BSEL<1>	13 16 30
CPU_BSEL2	CPU_55S	CPU_2TO1	CPU BSEL<2>	10 30
(See above)	CPU_55S	CPU_2TO1	NB BSEL<2>	13 16 30
CPU_DPRSTP_L	CPU_55S	CPU_2TO1	CPU DPRSTP L	7 10 16 23 58
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF	10
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
CLK_FSB_100D	CLK_FSB		XDP CLK P	13 29 30 84
CLK_FSB_100D	CLK_FSB		XDP CLK N	13 29 30 84
(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST L	13
	CPU_55S	CPU_2TO1	CPU VID<6..0>	11 12
	CPU_55S	CPU_2TO1	IMVP6 VID<6..0>	7 12 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	11 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	11 58
	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	58
	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	58

CPU/FSB Constraints

SYNC\_MASTER=T9\_NAME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

79

OF

88

D

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.  
CRT & TVDAC signal single-ended impedance varies by location:  
- 37.5-ohm +/- 15% from GMCH to first termination resistor.  
- 50-ohm +/- 15% from first to second termination resistor.  
- 55-ohm +/- 15% from second termination resistor to connector.  
CRT\_HSYNC/CRT\_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

B

A

D

C

B

A

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PEG_R2D	PCIE_100D	PCIE	PEG R2D P<15..0> 56
	PCIE_100D	PCIE	PEG R2D N<15..0> 56
	PCIE_100D	PCIE	PEG R2D_C P<15..0> 15 56
	PCIE_100D	PCIE	PEG R2D_C_N<15..0> 15 56
PEG_D2R	PCIE_100D	PCIE	PEG D2R P<15..0> 15 56
	PCIE_100D	PCIE	PEG D2R N<15..0> 15 56
	PCIE_100D	PCIE	PEG D2R_C P<15..0> 56
	PCIE_100D	PCIE	PEG D2R_C_N<15..0> 56
DMI_N2S	DMI_100D	DMI	DMI N2S P<3..0> 15 24
	DMI_100D	DMI	DMI N2S N<3..0> 15 24
DMI_S2N	DMI_100D	DMI	DMI S2N P<3..0> 15 24
	DMI_100D	DMI	DMI S2N N<3..0> 15 24
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P 15 77
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N 15 77
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0> 15 77
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0> 15 77
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA P<3>
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA N<3>
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P 15 77
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N 15 77
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0> 15 77
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0> 15 77
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA P<3>
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA N<3>
LVDS_IBG		LVDS	LVDS IBG 15 22
CRT_TVO_IREF		CRT	CRT TVO IREF
CRT_RED	CRT_50S	CRT	CRT RED
CRT_GREEN	CRT_50S	CRT	CRT GREEN
CRT_BLUE	CRT_50S	CRT	CRT BLUE
CRT_SYNC	CRT_55S	CRT_SYNC	CRT HSYNC R
CRT_SYNC	CRT_55S	CRT_SYNC	CRT VSYNC R
TV_A_DAC	CRT_50S	TVDAC	TV A DAC
TV_B_DAC	CRT_50S	TVDAC	TV B DAC
TV_C_DAC	CRT_50S	TVDAC	TV C DAC

NB Constraints

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

80

OF

88

8		7		6		5		4		3		2		1	
DDR2 Memory Bus Constraints															
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
MEM_45S		*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD							
MEM_55S		*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD							
MEM_70D		*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF							
MEM_85D		*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF							
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
MEM_CLK2MEM		*	=4:1_SPACING	?											
MEM_CTRL2CTRL		*	=2:1_SPACING	?											
MEM_CTRL2MEM		*	=3:1_SPACING	?											
MEM_CMD2CMD		*	=1.5:1_SPACING	?											
MEM_CMD2MEM		*	=3:1_SPACING	?											
MEM_DATA2DATA		*	=1.5:1_SPACING	?											
MEM_DATA2MEM		*	=3:1_SPACING	?											
MEM_DQS2MEM		*	=3:1_SPACING	?											
MEM_2OTHER		*	25 MIL	?											
NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET											
MEM_CLK		MEM_CLK	*	MEM_CLK2MEM											
MEM_CLK		MEM_CTRL	*	MEM_CLK2MEM											
MEM_CLK		MEM_CMD	*	MEM_CLK2MEM											
MEM_CLK		MEM_DATA	*	MEM_CLK2MEM											
MEM_CLK		MEM_DQS	*	MEM_CLK2MEM											
NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET											
MEM_CMD		MEM_CLK	*	MEM_CMD2MEM											
MEM_CMD		MEM_CTRL	*	MEM_CMD2MEM											
MEM_CMD		MEM_CMD	*	MEM_CMD2CMD											
MEM_CMD		MEM_DATA	*	MEM_CMD2MEM											
MEM_CMD		MEM_DQS	*	MEM_CMD2MEM											
NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET											
MEM_CTRL		MEM_CLK	*	MEM_CTRL2MEM											
MEM_CTRL		MEM_CTRL	*	MEM_CTRL2CTRL											
MEM_CTRL		MEM_CMD	*	MEM_CTRL2MEM											
MEM_CTRL		MEM_DATA	*	MEM_CTRL2MEM											
MEM_CTRL		MEM_DQS	*	MEM_CTRL2MEM											
NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET											
MEM_DATA		MEM_CLK	*	MEM_DATA2MEM											
MEM_DATA		MEM_CTRL	*	MEM_DATA2MEM											
MEM_DATA		MEM_CMD	*	MEM_DATA2MEM											
MEM_DATA		MEM_DATA	*	MEM_DATA2DATA											
MEM_DATA		MEM_DQS	*	MEM_DATA2MEM											
NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET											
MEM_DQS		MEM_CLK	*	MEM_DQS2MEM											
MEM_DQS		MEM_CTRL	*	MEM_DQS2MEM											
MEM_DQS		MEM_CMD	*	MEM_DQS2MEM											
MEM_DQS		MEM_DATA	*	MEM_DQS2MEM											
MEM_DQS		MEM_DQS	*	MEM_DQS2MEM											
Need to support MEM_*-style wildcards!															
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2															

D

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

B

A

D

C

B

A

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
IDE_PDD	IDE_55S	IDE	IDE_PDD<15..0> 23 42
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0> 23 42
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1_L 23 42
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3_L 23 42
IDE_CNVL	IDE_55S	IDE	IDE_PDIOW_L 23 42
IDE_PDIOR_L	IDE_55S	IDE	IDE_PDIOR_L 23 42
IDE_CNVL	IDE_55S	IDE	IDE_PDDACK_L 23 42
IDE_CNVL	IDE_55S	IDE	IDE_PDDREO 23 42
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY 23 42
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14 23 42
IDE_RST_L	IDE_55S	IDE	ODD_RST_5VTOL_L 24 42
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P 23 78
SATA_100D	SATA		SATA_A_R2D_C_N 23 78
SATA_100D	SATA		SATA_A_R2D_P 78
SATA_100D	SATA		SATA_A_R2D_N 78
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P 23 78
SATA_100D	SATA		SATA_A_D2R_N 23 78
SATA_100D	SATA		SATA_A_D2R_C_P 78
SATA_100D	SATA		SATA_A_D2R_C_N 78
SATA_B_R2D	SATA_100D	SATA	TP_SATA_B_R2DP 23 42
SATA_100D	SATA		TP_SATA_B_R2DN 23 42
SATA_100D	SATA		SATA_B_R2D_P 23 42
SATA_100D	SATA		SATA_B_R2D_N 23 42
SATA_B_D2R	SATA_100D	SATA	TP_SATA_B_D2RP 23 42
SATA_100D	SATA		TP_SATA_B_D2RN 23 42
SATA_100D	SATA		SATA_B_D2R_C_P 23 42
SATA_100D	SATA		SATA_B_D2R_C_N 23 42
SATA_C_R2D	SATA_100D	SATA	TP_SATA_C_R2DP 23 42
SATA_100D	SATA		TP_SATA_C_R2DN 23 42
SATA_100D	SATA		SATA_C_R2D_P 23 42
SATA_100D	SATA		SATA_C_R2D_N 23 42
SATA_C_D2R	SATA_100D	SATA	TP_SATA_C_D2RP 23 42
SATA_100D	SATA		TP_SATA_C_D2RN 23 42
SATA_100D	SATA		SATA_C_D2R_C_P 23 42
SATA_100D	SATA		SATA_C_D2R_C_N 23 42
SATA_RBIAS	SATA_55S		SATA_RBIAS 23 42
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK 23 34
HDA_55S	HDA		HDA_BIT_CLK_R 23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC 23 34
HDA_55S	HDA		HDA_SYNC_R 23
HDA_RST_L	HDA_55S	HDA	HDA_RST_L 23 34
HDA_55S	HDA		HDA_RST_L_R 23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0 23 34
HDA_55S	HDA		HDA_SDIN_CODEC 23
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT 23 34
HDA_55S	HDA		HDA_SDOUT_R 23
USB_EXT_A	USB_90D	USB	USB_EXT_A_P 24 43
USB_90D	USB		USB_EXT_A_N 24 43
USB_90D	USB		USB_EXT_A_MUXED_P 24 43
USB_90D	USB		USB_EXT_A_MUXED_N 24 43
USB_MINI	USB_90D	USB	USB_MINI_P 24 34
USB_90D	USB		USB_MINI_N 24 34
USB_EXT_D	USB_90D	USB	USB_WWAN_P 7 24 44
USB_90D	USB		USB_WWAN_N 7 24 44
USB_CAMERA	USB_90D	USB	USB_CAMERA_P 7 24 44
USB_90D	USB		USB_CAMERA_N 7 24 44
USB_BT	USB_90D	USB	USB_BT_P 24 78
USB_90D	USB		USB_BT_N 24 78
USB_TPAD	USB_90D	USB	USB_TPAD_P 24 78
USB_90D	USB		USB_TPAD_N 24 78
USB_IR	USB_90D	USB	USB_IR_P 24 78
USB_90D	USB		USB_IR_N 24 78
USB_EXTB	USB_90D	USB	USB_EXTB_P 24 34
USB_90D	USB		USB_EXTB_N 24 34
USB_EXCARD	USB_90D	USB	USB_EXCARD_P 24 34
USB_90D	USB		USB_EXCARD_N 24 34
USB_EXTC	USB_90D	USB	TP_USB_EXTCP 9 24
USB_90D	USB		TP_USB_EXTCN 9 24
USB_RBIAS	USB_60S		USB_RBIAS 24
SMB_SB_SCL	SMB_55S	SMB	SMBUS_SB_SCL 25 29 31 32 34 48
SMB_SB_SDA	SMB_55S	SMB	SMBUS_SB_SDA 25 29 31 32 34 48
SMB_SB_ME_SCL	SMB_55S	SMB	SMBUS_SB_ME_SCL 25 48
SMB_SB_ME_SDA	SMB_55S	SMB	SMBUS_SB_ME_SDA 25 48
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R 24 55
SPI_55S	SPI		SPI_SCLK 55
SPI_55S	SPI		SPI_A_SCLK_R 55
SPI_55S	SPI		SPI_B_SCLK_R 55
SPI_SI	SPI_55S	SPI	SPI_SI_R 24 55
SPI_55S	SPI		SPI_SI 55
SPI_55S	SPI		SPI_A_SI_R 55
SPI_55S	SPI		SPI_B_SI_R 55
SPI_SO	SPI_55S	SPI	SPI_SO 24 55
SPI_55S	SPI		SPI_A_SO_R 55
SPI_55S	SPI		SPI_B_SO_R 55
SPI_CE_L0	SPI_55S	SPI	SPI_CE_R_L<0> 24 55
SPI_55S	SPI		SPI_CE_L<0> 55
SPI_CE_L1	SPI_55S	SPI	SPI_CE_R_L<1>
SPI_55S	SPI		SPI_CE_L<1>

SB Constraints (1 of 2)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

82

OF

88

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PCI_AD	PCI_55S	PCI	PCI AD<18..0> 24 38
PCI_AD19	PCI_55S	PCI	PCI AD<19> 24 38
PCI_AD20	PCI_55S	PCI	PCI AD<20> 24 38
PCI_AD	PCI_55S	PCI	PCI AD<31..21> 24 38
PCI_AD	PCI_55S	PCI	PCI PAR 24 38
PCI_C_BE_L	PCI_55S	PCI	PCI C_BE_L<3..0> 24 38
PCI_CNTRL	PCI_55S	PCI	PCI IRDY_L 24 38
PCI_CNTRL	PCI_55S	PCI	PCI DEVSEL_L 24 38
PCI_CNTRL	PCI_55S	PCI	PCI PERR_L 24 38
PCI_LOCK_L	PCI_55S	PCI	PCI LOCK_L 24
PCI_CNTRL	PCI_55S	PCI	PCI SERR_L 24 38
PCI_CNTRL	PCI_55S	PCI	PCI STOP_L 24 38
PCI_CNTRL	PCI_55S	PCI	PCI TRDY_L 24 38
PCI_CNTRL	PCI_55S	PCI	PCI FRAME_L 24 38
PCI_FW_REQ_L	PCI_55S	PCI	PCI FW_REQ_L 24 38
PCI_FW_GNT_L	PCI_55S	PCI	PCI FW_GNT_L 7 24 38 47
PCI_REQ1_L	PCI_55S	PCI	PCI REQ1_L 24
PCI_GNT1_L	PCI_55S	PCI	PCI GNT1_L 24
PCI_REQ2_L	PCI_55S	PCI	PCI REQ2_L 24
PCI_GNT2_L	PCI_55S	PCI	PCI GNT2_L 24
INT_PIRQA_L	PCI_55S	PCI	INT PIRQA_L 24
INT_PIRQB_L	PCI_55S	PCI	INT PIRQB_L 24
INT_PIROC_L	PCI_55S	PCI	INT PIROC_L 24
INT_PIROD_L	PCI_55S	PCI	INT PIROD_L 24 38
INT_PIROE_L	PCI_55S	PCI	INT PIROE_L 24
INT_PIROF_L	PCI_55S	PCI	INT PIROF_L 24
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A_R2D_C_P 24
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A_R2D_C_N 24
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A_D2R_P 24
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A_D2R_N 24
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B_R2D_C_P 24
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B_R2D_C_N 24
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B_D2R_P 24
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B_D2R_N 24
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD_R2D_C_P 24 34
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD_R2D_C_N 24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD_D2R_P 24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD_D2R_N 24 34
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW_R2D_C_P 24
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW_R2D_C_N 24
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW_D2R_P 24
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW_D2R_N 24
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI_R2D_C_P 24 34
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI_R2D_C_N 24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI_D2R_P 24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI_D2R_N 24 34
GLAN_COMP			GLAN COMP 23
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK 16 25
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA 16 25
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L 16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK 24
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA 24
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L 24
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF 16
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0 25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1 25
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET_R2D_C_P 24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET_R2D_C_N 24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET_R2D_P 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET_R2D_N 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET_D2R_P 24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET_D2R_N 24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET_D2R_C_P 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET_D2R_C_N 35
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<0> 35 37
ENET_100D	ENET_100D	ENET_MDI	ENET MDI N<0> 35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<1> 35 37
ENET_100D	ENET_100D	ENET_MDI	ENET MDI N<1> 35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<2> 35 37
ENET_100D	ENET_100D	ENET_MDI	ENET MDI N<2> 35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<3> 35 37
ENET_100D	ENET_100D	ENET_MDI	ENET MDI N<3> 35 37

SB Constraints (2 of 2)

SYNC\_MASTER=T9\_NAME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

83

OF

88

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

NET TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
CK505_CPUH	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10 29 30 84
CK505_CPUH	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10 29 30 84
CK505_NB	CLK_FSB_100D	CLK_FSB	FSB CLK NB P	7 14 29 30 84
CK505_NB	CLK_FSB_100D	CLK_FSB	FSB CLK NB N	7 14 29 30 84
CK505_ITP	CLK_FSB_100D	CLK_FSB	XDP CLK P	13 29 30 79 84
CK505_ITP	CLK_FSB_100D	CLK_FSB	XDP CLK N	13 29 30 79 84
CK505_PCIF0	CLK_MED_55S	CLK_MED	CK505 PCIF0 CLK ITPEN	29 30
CK505_PCIF1	CLK_MED_55S	CLK_MED	CK505 PCIF1 CLK	29 30
CK505_PCI1	CLK_MED_55S	CLK_MED	CK505 PCI1 CLK	29 30
CK505_PCI2	CLK_MED_55S	CLK_MED	TP CK505 PCI2 CLK	29 30
CK505_PCI3	CLK_MED_55S	CLK_MED	CK505 PCI3 CLK	29 30
CK505_PCI4	CLK_MED_55S	CLK_MED	TP CK505 PCI4 CLK	29 30
CK505_PCI5	CLK_MED_55S	CLK_MED	CK505 PCI5 CLK FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505 48M FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505 REF0 FSC	29 30
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505 CLK27M	29 30
	CLK_PCIE_100D	CLK_PCIE	CK505 CLK27M SS	29 30
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	NB CLK100M DPPLLSS P	7 16 22 29 30 84
	CLK_PCIE_100D	CLK_PCIE	NB CLK100M DPPLLSS N	7 16 22 29 30 84
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M GPU P	9 29 30 66 84
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M GPU N	9 29 30 66 84
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB CLK100M DMI P	24 29 30 84
	CLK_PCIE_100D	CLK_PCIE	SB CLK100M DMI N	24 29 30 84
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD P	29 30 34 84
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD N	29 30 34 84
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	SB CLK100M SATA P	23 29 30 84
	CLK_PCIE_100D	CLK_PCIE	SB CLK100M SATA N	23 29 30 84
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB CLK100M PCIE P	7 16 29 30 84
	CLK_PCIE_100D	CLK_PCIE	NB CLK100M PCIE N	7 16 29 30 84
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	29 30 34 84
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	29 30 34 84
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M SRC7P	29 30
	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M SRC7N	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P	29 30 35 84
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N	29 30 35 84
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10 29 30 84
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10 29 30 84
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB CLK NB P	7 14 29 30 84
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB CLK NB N	7 14 29 30 84
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP CLK P	13 29 30 79 84
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP CLK N	13 29 30 79 84
(CK505_PCIF0)	CLK_MED_55S	CLK_MED	PCI CLK33M LPCPLUS	7 30 47
(CK505_PCIF1)	CLK_MED_55S	CLK_MED	PCI CLK33M SB	24 30
(CK505_PCI1)	CLK_MED_55S	CLK_MED	PCI CLK33M FW	30 38
(CK505_PCI2)	CLK_MED_55S	CLK_MED	PCI CLK33M TPM	
(CK505_PCI3)	CLK_MED_55S	CLK_MED	PCI CLK33M SMC	30 45
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB CLK48M USBCTLR	25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB CLK14P3M TIMER	25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505 FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505 FSC	30
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB CLK96M DOT P	7
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB CLK96M DOT N	7
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	NB CLK100M DPPLLSS P	7 16 22 29 30 84
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	NB CLK100M DPPLLSS N	7 16 22 29 30 84
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M GPU P	9 29 30 66 84
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M GPU N	9 29 30 66 84
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB CLK100M DMI P	24 29 30 84
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB CLK100M DMI N	24 29 30 84
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD P	29 30 34 84
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD N	29 30 34 84
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	SB CLK100M SATA P	23 29 30 84
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	SB CLK100M SATA N	23 29 30 84
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB CLK100M PCIE P	7 16 29 30 84
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB CLK100M PCIE N	7 16 29 30 84
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	29 30 34 84
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	29 30 34 84
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	CK505 SRC7 is project-specific	
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P	29 30 35 84
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N	29 30 35 84

SMC SMBus Net Properties

NET TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS SMC A S3_SCL	45 48 78
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS SMC A S3_SDA	45 48 78
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS SMC B S0_SCL	34 45 48 51
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS SMC B S0_SDA	34 45 48 51
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS SMC 0 S0_SCL	45 48 51 73
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS SMC 0 S0_SDA	45 48 51 73
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS SMC BSA_SCL	7 45 48 56
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS SMC BSA_SDA	7 45 48 56
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS SMC MGMT_SCL	45 48 54
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS SMC MGMT_SDA	45 48 54

Clock & SMC Constraints

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

84

OF

88

D

C

B

A

D

C

B






















A

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
 FW_D_CTL	FW_55S	FW	FW LINK<7..0>
 FW_D_CTL	FW_55S	FW	FW CTL<1..0>
 FW_L_CLK	CLK_MED_55S	CLK_MED	CLKFW LINK LCLK
 FW_L_CLK	CLK_MED_55S	CLK_MED	CLKFW PHY LCLK 38 39
 FW_P_CLK	CLK_MED_55S	CLK_MED	CLKFW LINK PCLK 38 39
 FW_P_CLK	CLK_MED_55S	CLK_MED	CLKFW PHY PCLK
 FW_LKON	FW_55S	FW	FW LKON
 FW_LKON	FW_55S	FW	FW LKON R
 FW_LPS	FW_55S	FW	FW LPS 38 39
 FW_LREQ	FW_55S	FW	FW LREQ 38 39
 FW_PINT	FW_55S	FW	FW PINT 38 39
 FWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M FW XI R
 FWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M FW XI
 FW_0_TPA	FW_110D	FW_TP	FW PORT0 TPA P 39 41
 FW_0_TPA	FW_110D	FW_TP	FW PORT0 TPA N 39 41
 FW_0_TPB	FW_110D	FW_TP	FW PORT0 TPB P 39 41
 FW_0_TPB	FW_110D	FW_TP	FW PORT0 TPB N 39 41
 FW_1_TPA	FW_110D	FW_TP	FW PORT1 TPA P 39 41
 FW_1_TPA	FW_110D	FW_TP	FW PORT1 TPA N 39 41
 FW_1_TPB	FW_110D	FW_TP	FW PORT1 TPB P 39 41
 FW_1_TPB	FW_110D	FW_TP	FW PORT1 TPB N 39 41
Port 2 Not Used			

FireWire Constraints

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

85

OF

88

D

D

C

C

B

B

A

A

8			7			6		
GDDR3 Frame Buffer Signal Constraints								
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
GDDR3_40R50SE	*	=50_OHM_SE	=40_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD	
GDDR3_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD	
GDDR3_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.5:1_SPACING	?
GDDR3_CMD	*	=2.5:1_SPACING	?
GDDR3_DATA	*	=2.5:1_SPACING	?
GDDR3_DQS	*	=2.5:1_SPACING	?

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TMDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
VGA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TMDS	*	20 MIL	?
VGA	*	20 MIL	?
VGA_SYNC	*	20 MIL	?

GDDR3 FB A/B Net Properties

NET TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>	68 69
	GDDR3_80D	GDDR3_CLK	FB A CLK N<0>	68 69
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<1>	68 69
	GDDR3_80D	GDDR3_CLK	FB A CLK N<1>	68 69
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A MA<1..0>	68 69
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A MA<11..6>	68 69
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A BA<2..0>	68 69
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A RAS_L	68 69
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A CAS_L	68 69
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A WE_L	68 69
FB_AB_CMD_PD	GDDR3_40R50SE	GDDR3_CMD	FB A CKE	68 69
FB_AB_CMD	GDDR3_40R50SE	GDDR3_CMD	FB A CS0_L	68 69
FB_AB_CMD_PD	GDDR3_40R50SE	GDDR3_CMD	FB A DRAM_RST	68 69
FB_A_CMD	GDDR3_50SE	GDDR3_CMD	FB A LMA<5..2>	68 69
FB_B_CMD	GDDR3_50SE	GDDR3_CMD	FB A UMA<5..2>	68 69
FB_A_WDQS0	GDDR3_50SE	GDDR3_DQS	FB A WDQS<0>	68 69
FB_A_WDQS1	GDDR3_50SE	GDDR3_DQS	FB A WDQS<1>	68 69
FB_A_WDQS2	GDDR3_50SE	GDDR3_DQS	FB A WDQS<2>	68 69
FB_A_WDQS3	GDDR3_50SE	GDDR3_DQS	FB A WDQS<3>	68 69
FB_A_RDQS0	GDDR3_50SE	GDDR3_DQS	FB A RDQS<0>	68 69
FB_A_RDQS1	GDDR3_50SE	GDDR3_DQS	FB A RDQS<1>	68 69
FB_A_RDQS2	GDDR3_50SE	GDDR3_DQS	FB A RDQS<2>	68 69
FB_A_RDQS3	GDDR3_50SE	GDDR3_DQS	FB A RDQS<3>	68 69
FB_A_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB A DQ<7..0>	68 69
FB_A_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB A DQ<15..8>	68 69
FB_A_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB A DQ<23..16>	68 69
FB_A_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB A DQ<31..24>	68 69
FB_A_DQM0	GDDR3_50SE	GDDR3_DATA	FB A DQM_L<0>	68 69
FB_A_DQM1	GDDR3_50SE	GDDR3_DATA	FB A DQM_L<1>	68 69
FB_A_DQM2	GDDR3_50SE	GDDR3_DATA	FB A DQM_L<2>	68 69
FB_A_DQM3	GDDR3_50SE	GDDR3_DATA	FB A DQM_L<3>	68 69
FB_B_WDQS0	GDDR3_50SE	GDDR3_DQS	FB A WDQS<4>	68 69
FB_B_WDQS1	GDDR3_50SE	GDDR3_DQS	FB A WDQS<5>	68 69
FB_B_WDQS2	GDDR3_50SE	GDDR3_DQS	FB A WDQS<6>	68 69
FB_B_WDQS3	GDDR3_50SE	GDDR3_DQS	FB A WDQS<7>	68 69
FB_B_RDQS0	GDDR3_50SE	GDDR3_DQS	FB A RDQS<4>	68 69
FB_B_RDQS1	GDDR3_50SE	GDDR3_DQS	FB A RDQS<5>	68 69
FB_B_RDQS2	GDDR3_50SE	GDDR3_DQS	FB A RDQS<6>	68 69
FB_B_RDQS3	GDDR3_50SE	GDDR3_DQS	FB A RDQS<7>	68 69
FB_B_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB A DQ<39..32>	68 69
FB_B_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB A DQ<47..40>	68 69
FB_B_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB A DQ<55..48>	68 69
FB_B_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB A DQ<63..56>	68 69
FB_B_DQM0	GDDR3_50SE	GDDR3_DATA	FB A DQM_L<4>	68 69
FB_B_DQM1	GDDR3_50SE	GDDR3_DATA	FB A DQM_L<5>	68 69
FB_B_DQM2	GDDR3_50SE	GDDR3_DATA	FB A DQM_L<6>	68 69
FB_B_DQM3	GDDR3_50SE	GDDR3_DATA	FB A DQM_L<7>	68 69

G84M Net Properties

NET TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
(CK505_DOT96)	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M	30
	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M_GATED	30 71 72
CK505_CLK27MSS	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M_SS	30
	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M_SS_GATED	30 71 72
	LVDS_100D	LVDS	LVDS_L_CLK_P	73 77
	LVDS_100D	LVDS	LVDS_L_CLK_N	73 77
	LVDS_100D	LVDS	LVDS_L_DATA_P<3..0>	7 73 77
	LVDS_100D	LVDS	LVDS_L_DATA_N<3..0>	7 73 77
	LVDS_100D	LVDS	LVDS_U_CLK_P	73 77
	LVDS_100D	LVDS	LVDS_U_CLK_N	73 77
	LVDS_100D	LVDS	LVDS_U_DATA_P<3..0>	73 77
	LVDS_100D	LVDS	LVDS_U_DATA_N<3..0>	73 77
TMDS_CLK	TMDS_100D	TMDS	TMDS_CLK_P	73 76
TMDS_CLK	TMDS_100D	TMDS	TMDS_CLK_N	73 76
TMDS_DATA	TMDS_100D	TMDS	TMDS_DATA_P<5..0>	73 76
TMDS_DATA	TMDS_100D	TMDS	TMDS_DATA_N<5..0>	73 76
VGA_B_TV_C	VGA_50S	VGA	GPU_TV_C_VGA_R	72 76
VGA_G_TV_Y	VGA_50S	VGA	GPU_TV_Y_VGA_G	72 76
VGA_B_TV_COMP	VGA_50S	VGA	GPU_TV_COMP_VGA_B	72 76
	VGA_50S	VGA	GPU_VGA_R	72 73
	VGA_50S	VGA	GPU_VGA_G	72 73
	VGA_50S	VGA	GPU_VGA_B	72 73
	VGA_50S	VGA	GPU_TV_C	72 73
	VGA_50S	VGA	GPU_TV_Y	72 73
	VGA_50S	VGA	GPU_TV_COMP	72 73
VGA_SYNC	VGA_55S	VGA_SYNC	GPU_VGA_HSYNC	73 76
VGA_SYNC	VGA_55S	VGA_SYNC	GPU_VGA_VSYNC	73 76

GDDR3 FB C/D Net Properties

NET TYPE				
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<0>	68 70
	GDDR3_80D	GDDR3_CLK	FB B CLK N<0>	68 70
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>	68 70
	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>	68 70
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B MA<1..0>	68 70
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B MA<11..6>	68 70
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B BA<2..0>	68 70
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B RAS_L	68 70
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B CAS_L	68 70
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B WE_L	68 70
FB_CD_CMD_PD	GDDR3_40R50SE	GDDR3_CMD	FB B CKE	68 70
FB_CD_CMD	GDDR3_40R50SE	GDDR3_CMD	FB B CS0_L	68 70
FB_CD_CMD_PD	GDDR3_40R50SE	GDDR3_CMD	FB B DRAM_RST	68 70
FB_C_CMD	GDDR3_50SE	GDDR3_CMD	FB B LMA<5..2>	68 70
FB_D_CMD	GDDR3_50SE	GDDR3_CMD	FB B UMA<5..2>	68 70
FB_C_WDQS0	GDDR3_50SE	GDDR3_DQS	FB B WDQS<0>	68 70
FB_C_WDQS1	GDDR3_50SE	GDDR3_DQS	FB B WDQS<1>	68 70
FB_C_WDQS2	GDDR3_50SE	GDDR3_DQS	FB B WDQS<2>	68 70
FB_C_WDQS3	GDDR3_50SE	GDDR3_DQS	FB B WDQS<3>	68 70
FB_C_RDQS0	GDDR3_50SE	GDDR3_DQS	FB B RDQS<0>	68 70
FB_C_RDQS1	GDDR3_50SE	GDDR3_DQS	FB B RDQS<1>	68 70
FB_C_RDQS2	GDDR3_50SE	GDDR3_DQS	FB B RDQS<2>	68 70
FB_C_RDQS3	GDDR3_50SE	GDDR3_DQS	FB B RDQS<3>	68 70
FB_C_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB B DQ<7..0>	68 70
FB_C_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB B DQ<15..8>	68 70
FB_C_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB B DQ<23..16>	68 70
FB_C_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB B DQ<31..24>	68 70
FB_C_DQM0	GDDR3_50SE	GDDR3_DATA	FB B DQM_L<0>	68 70
FB_C_DQM1	GDDR3_50SE	GDDR3_DATA	FB B DQM_L<1>	68 70
FB_C_DQM2	GDDR3_50SE	GDDR3_DATA	FB B DQM_L<2>	68 70
FB_C_DQM3	GDDR3_50SE	GDDR3_DATA	FB B DQM_L<3>	68 70
FB_D_WDQS0	GDDR3_50SE	GDDR3_DQS	FB B WDQS<4>	68 70
FB_D_WDQS1	GDDR3_50SE	GDDR3_DQS	FB B WDQS<5>	68 70
FB_D_WDQS2	GDDR3_50SE	GDDR3_DQS	FB B WDQS<6>	68 70
FB_D_WDQS3	GDDR3_50SE	GDDR3_DQS	FB B WDQS<7>	68 70
FB_D_RDQS0	GDDR3_50SE	GDDR3_DQS	FB B RDQS<4>	68 70
FB_D_RDQS1	GDDR3_50SE	GDDR3_DQS	FB B RDQS<5>	68 70
FB_D_RDQS2	GDDR3_50SE	GDDR3_DQS	FB B RDQS<6>	68 70
FB_D_RDQS3	GDDR3_50SE	GDDR3_DQS	FB B RDQS<7>	68 70
FB_D_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB B DQ<39..32>	68 70
FB_D_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB B DQ<47..40>	68 70
FB_D_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB B DQ<55..48>	68 70
FB_D_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB B DQ<63..56>	68 70
FB_D_DQM0	GDDR3_50SE	GDDR3_DATA	FB B DQM_L<4>	68 70
FB_D_DQM1	GDDR3_50SE	GDDR3_DATA	FB B DQM_L<5>	68 70
FB_D_DQM2	GDDR3_50SE	GDDR3_DATA	FB B DQM_L<6>	68 70
FB_D_DQM3	GDDR3_50SE	GDDR3_DATA	FB B DQM_L<7>	68 70

GPU (G84M) Constraints

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

86

OF

88



8		7		6		5		4		3		2		1	
M75 Board-Specific Spacing & Physical Constraints															
BOARD LAYERS						BOARD AREAS			BOARD UNITS (MIL OR MM)		ALLEGRO VERSION				
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM						NO_TYPE, BGA			MM		15.5.1				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
DEFAULT		*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM							
STANDARD		*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
55_OHM_SE		TOP, BOTTOM	Y	0.100 MM	0.100 MM										
55_OHM_SE		*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
50_OHM_SE		TOP, BOTTOM	Y	0.125 MM	0.125 MM										
50_OHM_SE		*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
45_OHM_SE		TOP, BOTTOM	Y	0.150 MM	0.150 MM										
45_OHM_SE		*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
40_OHM_SE		TOP, BOTTOM	Y	0.185 MM	0.185 MM										
40_OHM_SE		*	Y	0.131 MM	0.131 MM	=STANDARD	=STANDARD	=STANDARD							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
27P4_OHM_SE		TOP, BOTTOM	Y	0.335 MM	0.335 MM										
27P4_OHM_SE		*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
70_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
70_OHM_DIFF		ISL3, ISL4	Y	0.149 MM	0.149 MM		0.125 MM	0.125 MM							
70_OHM_DIFF		ISL9, ISL10	Y	0.149 MM	0.149 MM		0.125 MM	0.125 MM							
70_OHM_DIFF		ISL2, ISL11	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM							
70_OHM_DIFF		TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
80_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
80_OHM_DIFF		ISL3, ISL4	Y	0.115 MM	0.115 MM		0.125 MM	0.125 MM							
80_OHM_DIFF		ISL9, ISL10	Y	0.115 MM	0.115 MM		0.125 MM	0.125 MM							
80_OHM_DIFF		ISL2, ISL11	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM							
80_OHM_DIFF		TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
85_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
85_OHM_DIFF		ISL3, ISL4	Y	0.101 MM	0.101 MM		0.125 MM	0.125 MM							
85_OHM_DIFF		ISL9, ISL10	Y	0.101 MM	0.101 MM		0.125 MM	0.125 MM							
85_OHM_DIFF		ISL2, ISL11	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM							
85_OHM_DIFF		TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
90_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
90_OHM_DIFF		ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM							
90_OHM_DIFF		ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM							
90_OHM_DIFF		ISL2, ISL11	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM							
90_OHM_DIFF		TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
100_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
100_OHM_DIFF		ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM							
100_OHM_DIFF		ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM							
100_OHM_DIFF		ISL2, ISL11	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM							
100_OHM_DIFF		TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
110_OHM_DIFF		*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD							
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM							
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM							
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM							
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM							
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
DEFAULT		*	0.1 MM	?											
STANDARD		*	=DEFAULT	?											
BGA_P1MM		*	=DEFAULT	?											
BGA_P2MM		*	=DEFAULT	?											
BGA_P3MM		*	=DEFAULT	?											
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
1.5:1_SPACING		*	0.15 MM	?											
1.8:1_SPACING		*	0.18 MM	?											
2:1_SPACING		*	0.2 MM	?											
2.5:1_SPACING		*	0.25 MM	?											
3:1_SPACING		*	0.3 MM	?											
4:1_SPACING		*	0.4 MM	?											
NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET											
*		*	BGA	BGA_P1MM											
MEM_CLK		*	BGA	BGA_P2MM											
CLK_FSB		*	BGA	BGA_P2MM											
CLK_PCIE		*	BGA	BGA_P2MM											
CLK_MED		*	BGA	BGA_P2MM											
CLK_SLOW		*	BGA	BGA_P2MM											
FSB_DSTB		FSB_DSTB	BGA	BGA_P3MM											
M75 Rule Definitions		SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)													
NOTICE OF PROPRIETARY PROPERTY		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART													
APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-7225		REV. 10.0.0										
SCALE NONE		SHT 88		OF 88											
8		7		6		5		4		3		2		1	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

M75 Rule Definitions

SYNC\_MASTER=(MASTER)

SYNC\_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7225

REV.

10.0.0

SCALE

NONE

SHT

88

OF

88