

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MBP 15 " MLB

12/07/2007

Page

(.csa)

Contents

Sync

Date

1

1

Table of Contents

N/A

N/A

2

2

System Block Diagram

(T9\_MLB)

08/23/2006

3

3

Power Block Diagram

(T9\_MLB)

08/23/2006

4

4

Power Block Diagram

N/A

N/A

5

5

BOM Configuration

N/A

N/A

6

6

Revision History

N/A

N/A

7

7

Functional / ICT Test

(MASTER)

(MASTER)

8

8

Power Aliases

(MASTER)

(MASTER)

9

9

Signal Aliases

(T9\_MLB)

08/23/2006

10

10

CPU FSB

T9\_NOME

03/16/2007

11

11

CPU Power & Ground

T9\_NOME

03/16/2007

12

12

CPU Decoupling & VID

M76\_MLB

03/19/2007

13

13

eXtended Debug Port (XDP)

T9\_NOME

12/12/2006

14

14

NB CPU Interface

T9\_NOME

03/16/2007

15

15

NB PEG / Video Interfaces

T9\_NOME

03/16/2007

16

16

NB Misc Interfaces

T9\_NOME

03/16/2007

17

17

NB DDR2 Interfaces

T9\_NOME

03/16/2007

18

18

NB Power 1

T9\_NOME

03/16/2007

19

19

NB Power 2

T9\_NOME

03/16/2007

20

20

NB Grounds

T9\_NOME

03/16/2007

21

21

NB Standard Decoupling

T9\_NOME

01/17/2007

22

22

NB Graphics Decoupling

M76\_MLB

03/12/2007

23

23

SB Enet, Disk, FSB, LPC

T9\_NOME

03/16/2007

24

24

SB PCI, PCIE, DMI, USB

T9\_NOME

03/16/2007

25

25

SB Pwr Mgt, GPIO, Clink

T9\_NOME

03/16/2007

26

26

SB Power & Ground

T9\_NOME

03/16/2007

27

27

SB Decoupling

T9\_NOME

01/17/2007

28

28

SB Misc

(T9\_MLB)

08/24/2006

29

29

Clock (CK505)

T9\_NOME

03/16/2007

30

30

Clock Termination

(MASTER)

08/23/2006

31

31

DDR2 SO-DIMM Connector A

(M59\_SYNC)

08/24/2006

32

32

DDR2 SO-DIMM Connector B

(M59\_SYNC)

08/24/2006

33

33

Memory Active Termination

(T9\_NOME)

11/14/2006

34

34

Left I/O Board Connector

(M59\_SYNC)

08/24/2006

35

37

Ethernet (Yukon)

T9\_NOME

03/16/2007

36

38

Yukon Power Control

T9\_NOME

03/16/2007

37

39

Ethernet Connector

M76\_MLB

03/19/2007

38

40

FireWire Link (TSB83AA22)

M76\_MLB

03/19/2007

39

41

FireWire PHY (TSB83AA22)

M76\_MLB

03/19/2007

40

42

FireWire Port Power

M76\_MLB

03/19/2007

41

43

FireWire Ports

M76\_MLB

03/19/2007

42

44

PATA Connector

(MASTER)

43

46

External USB Connector

M88

08/02/2007

44

47

Left Clutch Barrel Interconnect

M87

07/16/2007

45

49

SMC

T9\_NOME

01/17/2007

Page

(.csa)

Contents

Sync

Date

46

50

SMC Support

(MASTER)

(MASTER)

47

51

LPC+ Debug Connector

M76\_MLB

03/19/2007

48

52

SMBus Connections

(MASTER)

(MASTER)

49

53

Current & Voltage Sensing

M87\_MLB

05/22/2007

50

54

Current Sensing

M87\_MLB

05/22/2007

51

55

Thermal Sensors

(MASTER)

(MASTER)

52

56

Fan Connectors

M76\_MLB

03/19/2007

53

58

ALS Support

M76\_MLB

03/19/2007

54

59

Sudden Motion Sensor (SMS)

M76\_MLB

03/19/2007

55

61

SPI BootROM

T9\_NOME

03/16/2007

56

69

PBus-In & Battery Connectors

(M59\_SYNC)

09/09/2006

57

70

Power FETs

M76\_MLB

03/19/2007

58

71

IMVP6 CPU VCore Regulator

M76\_MLB

01/23/2007

59

73

5V / 3.3V Power Supply

M76\_MLB

03/19/2007

60

74

1.25V / 1.05V Power Supply

M76\_MLB

03/12/2007

61

75

1.8V DDR2 Supply

M76\_MLB

03/19/2007

62

76

1.5V Power Supply

M76\_MLB

03/12/2007

63

77

FW PHY Power Supplies

M76\_MLB

03/19/2007

64

78

3.425V G3Hot Supply & Power Control

M88

08/02/2007

65

80

NV G84M PCI-E

(MASTER)

(MASTER)

66

81

NV G84M Core/FB Power

(MASTER)

(MASTER)

67

82

NV G84M Frame Buffer I/F

(MASTER)

(MASTER)

68

84

GDDR3 Frame Buffer A (Top)

(MASTER)

(MASTER)

69

85

GDDR3 Frame Buffer B (Top)

(MASTER)

(MASTER)

70

86

NV G84M GPIO/MIO/Misc

(MASTER)

(MASTER)

71

87

GPU Straps

M88

08/02/2007

72

88

NV G84M Video Interfaces

(MASTER)

(MASTER)

73

89

GPU (G84M) Core Supply

M88

08/02/2007

74

90

LVDS Display Connector

(MASTER)

(MASTER)

75

91

GDDR3 Frame Buffer A (Bot)

M88\_MLB\_VRAM\_BOT

06/19/2007

76

92

GDDR3 Frame Buffer B (Bot)

M88\_MLB\_VRAM\_BOT

06/19/2007

77

93

1.8V FB Power Supply

(MASTER)

(MASTER)

78

94

DVI Display Connector

(MASTER)

(MASTER)

79

96

Project Specific Connectors

(M59\_SYNC)

08/24/2006

80

100

CPU/FSB Constraints

T9\_NOME

01/17/2007

81

101

NB Constraints

T9\_NOME

01/17/2007

82

102

Memory Constraints

T9\_NOME

01/17/2007

83

103

SB Constraints (1 of 2)

T9\_NOME

01/17/2007

84

104

SB Constraints (2 of 2)

T9\_NOME

01/17/2007

85

105

Clock & SMC Constraints

T9\_NOME

01/17/2007

86

106

FireWire Constraints

T9\_NOME

01/17/2007

87

107

GPU (G84M) Constraints

(MASTER)

(MASTER)

88

108

Project Specific Constraints

(MASTER)

(MASTER)

89

109

PCB Rule Definitions

(MASTER)

(MASTER)

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

?

?

?

?

?

1

2

3

4

5

6

7

8

SCHEM / PCB #'s

| PART NUMBER | QTY | DESCRIPTION     | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------|---------------|----------|------------|
| 051-7413    | 1   | SCHEM,TAUPO,M87 | SCH           | CRITICAL |            |
| 820-2249    | 1   | PCBF,TAUPO,M87  | PCB           | CRITICAL |            |

DRAWING

TITLE=MLB

ABBREV=DRAWING

LAST\_MODIFIED=Wed Dec 12 10:44:22 2007

DIMENSIONS ARE IN MILLIMETERS

XX :

X.XX :

X.XXX :

ANGLES :

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

MATERIAL/FINISH

NOTED AS

APPLICABLE

SIZE

D

APPLE INC.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,TAUPO,M87

DRAWING NUMBER

051-7413

REV

16.0.0


SHT

1

OF

89

Approximate System Block Diagram



**System Block Diagram**  
SYNC\_MASTER=(T9\_MLB) SYNC\_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# M87 POWER SYSTEM ARCHITECTURE





|                                                                                                                            |                            |               |                |
|----------------------------------------------------------------------------------------------------------------------------|----------------------------|---------------|----------------|
| Power Block Diagram                                                                                                        |                            |               |                |
| SYNC_MASTER=N/A                                                                                                            |                            | SYNC_DATE=N/A |                |
| NOTICE OF PROPRIETARY PROPERTY                                                                                             |                            |               |                |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                            |               |                |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE                                                                                   |                            |               |                |
| II NOT TO REPRODUCE OR COPY IT                                                                                             |                            |               |                |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART                                                                              |                            |               |                |
| SIZE<br>D                                                                                                                  | DRAWING NUMBER<br>051-7413 |               | REV.<br>15.0.0 |
|                                                                                                                            | SCALE<br>NONE              |               |                |
|                                                                                                                            |                            | SHT<br>4      | OF<br>89       |

|                                                                                       |            |
|---------------------------------------------------------------------------------------|------------|
|  | APPLE INC. |
|---------------------------------------------------------------------------------------|------------|

D

D

BOM Variants

| BOM NUMBER | BOM NAME                            | BOM OPTIONS                                          |
|------------|-------------------------------------|------------------------------------------------------|
| 630-9089   | PCBA, 2.5GHZ, 512SAM_VRAM, M87      | M87_COMMON, EEE_Z3G, CPU_2_5GHZ, FB_512_SAMSUNG      |
| 630-9091   | PCBA, 2.6GHZ, 512SAM_VRAM, M87      | M87_COMMON, EEE_Z3J, CPU_2_6GHZ, FB_512_SAMSUNG      |
| 630-9088   | PCBA, 2.5GHZ, 512HY_VRAM, M87       | M87_COMMON, EEE_Z3F, CPU_2_5GHZ, FB_512_HYNIX        |
| 630-9090   | PCBA, 2.6GHZ, 512HY_VRAM, M87       | M87_COMMON, EEE_Z3H, CPU_2_6GHZ, FB_512_HYNIX        |
| 630-9213   | PCBA, 2.4GHZ, 256SAM_VRAM, M87      | M87_COMMON, EEE_ZUP, CPU_2_4GHZ, FB_256_SAMSUNG      |
| 630-9238   | PCBA, 2.4GHZ, 256HY_VRAM, M87       | M87_COMMON, EEE_O43, CPU_2_4GHZ, FB_256_HYNIX        |
| 630-9286   | PCBA, 2.4GHZFUSED, 256SAM_VRAM, M87 | M87_COMMON, EEE_OU2, CPU_2_4GHZFUSED, FB_256_SAMSUNG |
| 630-9287   | PCBA, 2.4GHZFUSED, 256HY_VRAM, M87  | M87_COMMON, EEE_OU3, CPU_2_4GHZFUSED, FB_256_HYNIX   |

M87 BOM Groups

| BOM GROUP     | BOM OPTIONS                                                       |
|---------------|-------------------------------------------------------------------|
| M87_COMMON    | ALTERNATE, COMMON, M87_COMMON1, M87_COMMON2, M87_PROGPARTS        |
| M87_COMMON1   | ISL9504B, ONEWIRE_PU, LPCPLUS, SMC_DEBUG_NO                       |
| M87_COMMON2   | GPUVID_1P13V, P1V8S3_1V8, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN |
| M87_DEBUG     | SMC_DEBUG_YES, XDP, XDP_CONN                                      |
| M87_PROGPARTS | BOOTROM_PROG, SMC_PROG                                            |

| BOM GROUP      | BOM OPTIONS                                     |
|----------------|-------------------------------------------------|
| FB_512_SAMSUNG | VRAM8, VRAM_16M, VRAM_SAMSUNG, VRAM_512_SAMSUNG |
| FB_512_HYNIX   | VRAM8, VRAM_16M, VRAM_HYNIX, VRAM_512_HYNIX     |
| FB_256_SAMSUNG | VRAM4, VRAM_16M, VRAM_SAMSUNG, VRAM_256_SAMSUNG |
| FB_256_HYNIX   | VRAM4, VRAM_16M, VRAM_HYNIX, VRAM_256_HYNIX     |

C

C

Bar Code Labels / EEE #'s

| PART NUMBER | QTY | DESCRIPTION                      | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------------------------|---------------|----------|------------|
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:Z3F]     | CRITICAL | EEE_Z3F    |
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:Z3G]     | CRITICAL | EEE_Z3G    |
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:Z3H]     | CRITICAL | EEE_Z3H    |
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:Z3J]     | CRITICAL | EEE_Z3J    |
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:ZUP]     | CRITICAL | EEE_ZUP    |
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:O43]     | CRITICAL | EEE_O43    |
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:ZUP]     | CRITICAL | EEE_OU2    |
| 826-4393    | 1   | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:O43]     | CRITICAL | EEE_OU3    |

B

B

Module Parts

| PART NUMBER | QTY | DESCRIPTION                                      | REFERENCE DES | CRITICAL | BOM OPTION      |
|-------------|-----|--------------------------------------------------|---------------|----------|-----------------|
| 337S3560    | 1   | IC, PDC, SR, QS, CO, 2.5G, 35W, 800FSB, 6M, BGA  | U1000         | CRITICAL | CPU_2_5GHZ      |
| 337S3559    | 1   | IC, PDC, SR, QS, CO, 2.6G, 35W, 800FSB, 6M, BGA  | U1000         | CRITICAL | CPU_2_6GHZ      |
| 338S0509    | 1   | IC, GPU, NV G84M, BGA, LOW LEAK                  | U8000         | CRITICAL |                 |
| 338S0432    | 1   | IC, NB, CRESTLINE, GM, CO, PRQ, 965PM            | U1400         | CRITICAL |                 |
| 338S0434    | 1   | IC, SB, ICH8M, B1, PRQ, BGA                      | U2300         | CRITICAL |                 |
| 353S1651    | 1   | IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48         | U7100         | CRITICAL | ISL9504B        |
| 359S0130    | 1   | IC, S1G2AP101, LM PWR CLCK GEN, CK505, QFN68     | U2900         | CRITICAL |                 |
| 338S0386    | 1   | IC, 88E8058, GIGABIT ENET XCVR, 64P QFN          | U3700         | CRITICAL |                 |
| 338S0274    | 1   | IC, SMC, HS8/2116                                | U4900         | CRITICAL | SMC_BLANK       |
| 341S2193    | 1   | IC, SMC, DEVELOPMENT, M75                        | U4900         | CRITICAL | SMC_PROG        |
| 335S0384    | 1   | IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8         | U6100         | CRITICAL | BOOTROM_BLANK   |
| 341S2192    | 1   | IC, EFI ROM, DEVELOPMENT, M75                    | U6100         | CRITICAL | BOOTROM_PROG    |
| 337S3561    | 1   | IC, PDC, SR, ES2, L0, 2.4G, 35W, 800FSB, 3M, BGA | U1000         | CRITICAL | CPU_2_4GHZ      |
| 337S3576    | 1   | IC, PDC, SR, QS, CO, 2.4G, 35W, 800FSB, 3M, BGA  | U1000         | CRITICAL | CPU_2_4GHZFUSED |

|          |   |                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |          |                  |
|----------|---|--------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------------------|
| 333S0423 | 8 | IC, SGRAM, GDDR3, 16Mx32, 800MHZ, 136 FBGA | U8600, U8640, U8680, U8690, U8700, U8710, U8720, U8730, U8740, U8750, U8760, U8770, U8780, U8790, U8800, U8810, U8820, U8830, U8840, U8850, U8860, U8870, U8880, U8890, U8900, U8910, U8920, U8930, U8940, U8950, U8960, U8970, U8980, U8990, U9000, U9010, U9020, U9030, U9040, U9050, U9060, U9070, U9080, U9090, U9100, U9110, U9120, U9130, U9140, U9150, U9160, U9170, U9180, U9190, U9200, U9210, U9220, U9230, U9240, U9250, U9260, U9270, U9280, U9290, U9300, U9310, U9320, U9330, U9340, U9350, U9360, U9370, U9380, U9390, U9400, U9410, U9420, U9430, U9440, U9450, U9460, U9470, U9480, U9490, U9500, U9510, U9520, U9530, U9540, U9550, U9560, U9570, U9580, U9590, U9600, U9610, U9620, U9630, U9640, U9650, U9660, U9670, U9680, U9690, U9700, U9710, U9720, U9730, U9740, U9750, U9760, U9770, U9780, U9790, U9800, U9810, U9820, U9830, U9840, U9850, U9860, U9870, U9880, U9890, U9900, U9910, U9920, U9930, U9940, U9950, U9960, U9970, U9980, U9990, U1000 | CRITICAL | VRAM_512_SAMSUNG |
| 333S0424 | 8 | IC, SGRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA | U8600, U8640, U8680, U8690, U8700, U8710, U8720, U8730, U8740, U8750, U8760, U8770, U8780, U8790, U8800, U8810, U8820, U8830, U8840, U8850, U8860, U8870, U8880, U8890, U8900, U8910, U8920, U8930, U8940, U8950, U8960, U8970, U8980, U8990, U9000, U9010, U9020, U9030, U9040, U9050, U9060, U9070, U9080, U9090, U9100, U9110, U9120, U9130, U9140, U9150, U9160, U9170, U9180, U9190, U9200, U9210, U9220, U9230, U9240, U9250, U9260, U9270, U9280, U9290, U9300, U9310, U9320, U9330, U9340, U9350, U9360, U9370, U9380, U9390, U9400, U9410, U9420, U9430, U9440, U9450, U9460, U9470, U9480, U9490, U9500, U9510, U9520, U9530, U9540, U9550, U9560, U9570, U9580, U9590, U9600, U9610, U9620, U9630, U9640, U9650, U9660, U9670, U9680, U9690, U9700, U9710, U9720, U9730, U9740, U9750, U9760, U9770, U9780, U9790, U9800, U9810, U9820, U9830, U9840, U9850, U9860, U9870, U9880, U9890, U9900, U9910, U9920, U9930, U9940, U9950, U9960, U9970, U9980, U9990, U1000 | CRITICAL | VRAM_512_HYNIX   |
| 333S0423 | 4 | IC, SGRAM, GDDR3, 16Mx32, 800MHZ, 136 FBGA | U8400, U8450, U8500, U8550                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | CRITICAL | VRAM_256_SAMSUNG |
| 333S0424 | 4 | IC, SGRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA | U8400, U8450, U8500, U8550                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | CRITICAL | VRAM_256_HYNIX   |

A

A

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:                        |
|-------------|---------------------------|------------|---------|----------------------------------|
| 157S0011    | 157S0030                  |            | ALL     | Est alt to TDK/B1-Tech magnetron |
| 152S0476    | 152S0276                  |            | ALL     | Inductor alternate               |
| 353S1681    | 353S1294                  |            | ALL     | TI alt to National               |
| 138S0603    | 138S0602                  |            | ALL     | Murata alt to Samsung            |
| 353S1681    | 353S1294                  |            | ALL     | LMV2011, OPAmp, GSW              |
| 152S0684    | 152S0368                  |            | ALL     | Maglayers alt to Dale/Vishay     |
| 152S0683    | 152S0276                  |            | ALL     | Maglayers alt to Dale/Vishay     |
| 104S0023    | 104S0018                  |            | ALL     | Cytotec alt to senase resistor   |
| 104S0024    | 104S0017                  |            | ALL     | Panasonic alt to PW resistor     |

BOM Configuration

SYNC\_MASTER=N/A SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

5

OF

89




















**CPU Power & Ground**  
SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/16/2007  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|            |      |                |        |
|------------|------|----------------|--------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV.   |
|            | D    | 051-7413       | 15.0.0 |
| SCALE      |      | SHT            | OF     |
| NONE       |      | 11             | 89     |


CPU VCORE HF AND BULK DECOUPLING




CPU VCORE VID CONNECTIONS

80 11 CPU\_VID<0..6> = IMVP6\_VID<0..6> 7 58 80  
MAKE\_BASE=TRUE

VCCP (CPU I/O) DECOUPLING



VCCA (CPU AVdd) DECOUPLING



CPU Decoupling & VID

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT


12

OF

89

# Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module  
Please avoid any obstructions  
on even-numbered side of J1300

## eXtended Debug Port (XDP)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=12/12/2006


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 13             | 89     |





|                                                                                                  |       |                |    |        |
|--------------------------------------------------------------------------------------------------|-------|----------------|----|--------|
|  APPLE INC. | SIZE  | DRAWING NUMBER |    | REV.   |
|                                                                                                  | D     | 051-7413       |    | 15.0.0 |
|                                                                                                  | SCALE | SHT            | OF |        |
|                                                                                                  | NONE  | 14             | 89 |        |

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.  
Tie VCC\_TX\_LVDS and VCCA\_LVDS to GND.

If SDVO is used, VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

Note: SR DG says to tie LVDS\_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only  
S-Video: DACC & DACC only  
Component: DACA, DACC & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx\_DAC and TVx\_RTN to GND. Must power all TVDAC rails. VCCA\_TVx\_DAC and VCCA\_DAC\_BG can share filtering with VCCA\_CRT\_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA\_CRT.

CRT & TV-Out Disable


Tie TVx\_DAC, TVx\_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT\_TVO\_IREF to GND.  
Can tie the following rails to GND:  
VCCA\_CRT\_DAC, VCCA\_DAC\_BG, VCCA\_TVx\_DAC, VCCD\_CRT, VCCD\_QDAC and VCC\_SYNC.

NOTE: Must keep VDDC\_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT\_DDC\_\*, L\_CTRL\_\*, L\_DDC\_\*, SDVO\_CTRL\_\* and TV\_DCONSELx to GND.

Tie DPLL\_REF\_CLK and DPLL\_REF\_SSCLK to GND.  
Tie DPLL\_REF\_CLK\* and DPLL\_REF\_SSCLK\* to VCC (VCore).  
Tie VCCA\_DPLLA and VCCA\_DPLLB to VCC (VCore).  
Tie VCC\_AXG and VCC\_AXG\_NCTF to GND.  
Leave GFX\_VID<3..0> and GFX\_VR\_EN as NC.



SDVO Alternate Function

SDVO\_TVCLKIN#  
SDVO\_INT#  
SDVO\_FLDSTALL#

SDVO\_TVCLKIN  
SDVO\_INT  
SDVO\_FLDSTALL

SDVOB\_RED#  
SDVOB\_GREEN#  
SDVOB\_BLUE#  
SDVOB\_CLKN  
SDVOC\_RED#  
SDVOC\_GREEN#  
SDVOC\_BLUE#  
SDVOC\_CLKN

SDVOB\_RED  
SDVOB\_GREEN  
SDVOB\_BLUE  
SDVOB\_CLKP  
SDVOC\_RED  
SDVOC\_GREEN  
SDVOC\_BLUE  
SDVOC\_CLKP

NB PEG / Video Interfaces

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE  
D

DRAWING NUMBER  
051-7413

REV.  
15.0.0

SCALE  
NONE

SHT  
15

OF  
89

D

C

B

A

D


C

B

A






|            |                                                              |
|------------|--------------------------------------------------------------|
| NB_CFG<3>  | RESERVED                                                     |
| NB_CFG<4>  | RESERVED                                                     |
| NB_CFG<5>  | High = DMIx4<br>DMI x2 Select Low = DMIx2                    |
| NB_CFG<6>  | RESERVED                                                     |
| NB_CFG<7>  | RESERVED                                                     |
| NB_CFG<8>  | RESERVED                                                     |
| NB_CFG<9>  | High = Normal<br>PCIe Graphics Lane Reversal Low = Reversed  |
| NB_CFG<10> | RESERVED                                                     |
| NB_CFG<11> | RESERVED                                                     |
| NB_CFG<12> | See Below                                                    |
| NB_CFG<13> | See Below                                                    |
| NB_CFG<14> | RESERVED                                                     |
| NB_CFG<15> | RESERVED                                                     |
| NB_CFG<16> | High = Enabled<br>FSB Dynamic ODT Low = Disabled             |
| NB_CFG<17> | RESERVED                                                     |
| NB_CFG<18> | RESERVED                                                     |
| NB_CFG<19> | High = Reversed<br>DMI Lane Reversal Low = Normal            |
| NB_CFG<20> | High = Both active<br>Concurrent Low = Only SDVO or PCIe x16 |

NB\_CFG<13:12>  
00 = RESERVED  
01 = XOR Mode Enabled  
10 = All-Z Mode Enabled  
11 = Normal Operation



NB\_CFG<8:0> used for debug access

NB\_CFG<13:12> require ICT access




NOTE: GMCH CL\_PWROK input must be PWRGD signal for PP3V3\_S0M, PP3V3\_S0MMWL, P1V8\_S3M, P1V25\_S0M, P1V05\_S0M, PP0V9\_S3M and PP0V9\_S0M. If ME/AMT is not used, short CL\_PWROK to PWROK.

| NB Misc Interfaces                                                                                                         |                      |  |
|----------------------------------------------------------------------------------------------------------------------------|----------------------|--|
| SYNC_MASTER=T9_NOME                                                                                                        | SYNC_DATE=03/16/2007 |  |
| NOTICE OF PROPRIETARY PROPERTY                                                                                             |                      |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                      |  |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE                                                                                   |                      |  |
| II NOT TO REPRODUCE OR COPY IT                                                                                             |                      |  |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART                                                                              |                      |  |

|            |      |                |        |
|------------|------|----------------|--------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV.   |
|            | D    | 051-7413       | 15.0.0 |
| SCALE      |      | SHT            | OF     |
| NONE       |      | 16             | 89     |





NB DDR2 Interfaces

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART







Current numbers from Crestline EDS, doc #21749.

NB Power 2

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|            |      |                |        |
|------------|------|----------------|--------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV.   |
|            | D    | 051-7413       | 15.0.0 |
| SCALE      |      | SHT            | OF     |
| NONE       |      | 19             | 89     |



Crestline Thermal Diode Pins  
Mainly for investigation. If not used,  
alias these nets directly to GND.

TDE\_SENSE VSS302 T29 =NB TDE\_SENSE s1  
TDE\_FORCE VSS303 T31 NOTE: TDE = \_P =NB TDE\_FORCE s1  
TDB\_FORCE VSS304 T33 =NB TDB\_FORCE s1  
TDB\_SENSE VSS305 R28 NOTE: TDB = \_N =NB TDB\_SENSE s1

NB Grounds

SYNC\_MASTER=T9\_NOME

SYNC\_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE


NONE

SHT

20

OF

89



### NB Standard Decoupling

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT





III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 21             | 89     |

Crestline LVDS Strapping



NB Graphics Decoupling

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 22             | 89     |



| HDA           |                                    |
|---------------|------------------------------------|
| HDA_BIT_CLK   | 24.000MHZ CLOCK W/INTERNAL WEAK PD |
| HDA_RST#      |                                    |
| HDA_SDIN[0-2] | INTEGRATED PDs                     |
| HDA_SDOUT     | INTEGRATED PD                      |
| ACZ_SYNC      | INTEGRATED PD                      |

| SB Enet, Disk, FSB, LPC                                                                                                    |                     |
|----------------------------------------------------------------------------------------------------------------------------|---------------------|
| SUB_MASTER=T9_NOME                                                                                                         | SUB_DATE=03/16/2007 |
| NOTICE OF PROPRIETARY PROPERTY                                                                                             |                     |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                     |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE                                                                                   |                     |
| II NOT TO REPRODUCE OR COPY IT                                                                                             |                     |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART                                                                              |                     |




APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 23             | 89     |














APPLE INC.

SIZE  
D

DRAWING NUMBER  
051-7413

REV.  
15.0.0

SCALE  
NONE

SHT  
28

OF  
89



D

C

B

A

D

C

B

A

8

7

6


5

4

3

2

1



| FCT_SEL | PIN 6   | PIN 7    | PIN 10   | PIN 11   |                         |
|---------|---------|----------|----------|----------|-------------------------|
| 0       | DOT_96+ | DOT_96-  | LCD_CLK+ | LCD_CLK- | (For Internal Graphics) |
| 1       | 27M     | 27M w/SS | SRC_0+   | SRC_0-   | (For External Graphics) |

| Clock (CK505)                                                                                                              |  |                      |
|----------------------------------------------------------------------------------------------------------------------------|--|----------------------|
| SYNC_MASTER=T9_NOME                                                                                                        |  | SYNC_DATE=03/16/2007 |
| NOTICE OF PROPRIETARY PROPERTY                                                                                             |  |                      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |  |                      |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE                                                                                   |  |                      |
| II NOT TO REPRODUCE OR COPY IT                                                                                             |  |                      |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART                                                                              |  |                      |


|            |      |                |          |
|------------|------|----------------|----------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV.     |
|            | D    | 051-7413       | 15.0.0   |
| SCALE      |      | SHT            | 29 OF 89 |
| NONE       |      |                |          |

CLK Termination




(Note: HOST/SRC/GFX clock termination removed. Silago SL8GLP536 or equiv. support only)

CK505 Configuration Straps

FCT\_SEL (GFX clock select)



FS\_A, FS\_B, FS\_C (Host clock freq select)




| FS_C | FS_B | FS_A | CPU MHz |
|------|------|------|---------|
| 0    | 0    | 0    | (266.6) |
| 0    | 0    | 1    | 133.3   |
| 0    | 1    | 0    | 200.0   |
| 0    | 1    | 1    | 166.6   |
| 1    | 0    | 0    | (333.3) |
| 1    | 0    | 1    | 100.0   |
| 1    | 1    | 0    | (400.0) |
| 1    | 1    | 1    | RSVD    |


NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)


CLKREQ Controls




Silego SLG2AP101 has internal pull-ups on all CLKREQ# pins. Support for SL8GLP537 or equiv. only. NB and SATA CLKREQs are not remappable (and thus are not shown here).



GPU Clock Gating



Unused Clocks




Clock Termination

SYNC\_MASTER=(MASTER) SYNC\_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 30             | 89     |

Page Notes

Power aliases required by this page:

- =PP1V8\_S3M\_MEM\_A
- =PP0V9\_S3M\_MEM\_DIMMVREFA
- =PPSPD\_S0M\_MEM\_A (2.5V - 3.3V)

Signal aliases required by this page:


- =I2C\_SODIMMA\_SCL
- =I2C\_SODIMMA\_SDA

BOM options provided by this page:

(NONE)

"Factory" (thru-hole) slot

DDR2 Bypass Caps  
(For return current)



DDR2 SO-DIMM Connector A

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 31             | 89     |

Page Notes

Power aliases required by this page:

- =PP1V8\_S3M\_MEM\_B
- =PP0V9\_S3M\_MEM\_DIMMVREFB
- =PPSPD\_S0M\_MEM\_B (2.5V - 3.3V)

Signal aliases required by this page:


- =I2C\_SODIMMB\_SCL
- =I2C\_SODIMMB\_SDA

BOM options provided by this page:

(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps  
(For return current)



DDR2 SO-DIMM Connector B

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D DRAWING NUMBER 051-7413 REV. 15.0.0

SCALE NONE SHT 32 OF 89



APPLE INC.



Resistor prevents pwr-gnd short

SODIMM B SA1 ADDR=0xA4 (WR) / 0xA5 (RD)








Left I/O Board Connector

(Output to LIO)  
(Input from LIO)  
(Output to LIO)



Left I/O Board Connector

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 34             | 89     |

Page Notes

Power aliases required by this page:  
- =PP3V3\_ENET\_PHY (EC / Ultra)  
- =PP1V8R2V5\_ENET\_PHY (2.5V / 1.8V)  
- =YUKON\_EC\_PP2V5\_ENET (2.5V / GND)  
- =PP1V2\_ENET\_PHY

Signal aliases required by this page:  
- =ENET\_CLKREQ\_L (NC/TP for Yukon EC)  
- =ENET\_VMAIN\_AVLBL (See note by pin)

BOM options provided by this page:  
YUKON\_EC - Selects Yukon EC RSET value.  
YUKON\_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.






|            |        | =PP1V2_ENET_PHY |             |
|------------|--------|-----------------|-------------|
|            |        | Yukon EC        | Yukon Ultra |
| No link:   | 171 mA | No link:        | 130 mA      |
| 10 Mbps:   | 179 mA | 10 Mbps:        | 130 mA      |
| 100 Mbps:  | 203 mA | 100 Mbps:       | 150 mA      |
| 1000 Mbps: | 426 mA | 1000 Mbps:      | 290 mA      |

|            |      | =PP3V3_ENET_PHY |             |
|------------|------|-----------------|-------------|
|            |      | Yukon EC        | Yukon Ultra |
| No link:   | 4 mA | No link:        | 60 mA       |
| 10 Mbps:   | 4 mA | 10 Mbps:        | 70 mA       |
| 100 Mbps:  | 4 mA | 100 Mbps:       | 70 mA       |
| 1000 Mbps: | 4 mA | 1000 Mbps:      | 80 mA       |




|            |        | =PP1V8R2V5_ENET_PHY FERR-120-OHM-1.5A |                    |
|------------|--------|---------------------------------------|--------------------|
|            |        | Yukon EC (2.5V)                       | Yukon Ultra (1.8V) |
| No link:   | 82 mA  | No link:                              | 0 mA               |
| 10 Mbps:   | 108 mA | 10 Mbps:                              | 30 mA              |
| 100 Mbps:  | 126 mA | 100 Mbps:                             | 40 mA              |
| 1000 Mbps: | 218 mA | 1000 Mbps:                            | 150 mA             |

=YUKON\_EC\_PP2V5\_ENET

Yukon EC: Alias to PP1V8R2V5\_ENET\_PHY\_AVDD, add 1x 0.1uF & 1x 0.001uF caps  
Yukon Ultra: Alias to GND



Must be high in S0 state (can use PP3V3\_S0 as input)  
=ENET\_VMAIN\_AVLBL



| PART NUMBER | QTY | DESCRIPTION                               | REFERENCE DES | CRITICAL | BOM OPTION  |
|-------------|-----|-------------------------------------------|---------------|----------|-------------|
| 338S0386    | 1   | IC, 88E8058, GIGABIT ENET XCVR, 64P QFN   | U3700         | CRITICAL | YUKON_ULTRA |
| 341S2060    | 1   | IC, FLASH, 88E8058 ETHERNET VPD, IIC, SO8 | U3780         | CRITICAL | YUKON_ULTRA |
| 338S0270    | 1   | IC, 88E8053, GIGABIT ENET XCVR, 64P QFN   | U3700         | CRITICAL | YUKON_EC    |
| 341S1797    | 1   | IC, EEPROM, SERIAL IIC, 8KBIT, SO8        | U3780         | CRITICAL | YUKON_EC    |
| 114S0285    | 1   | RES, 4.87K, 1%, 1/16W, 0402, LF           | R3760         |          | YUKON_EC    |

To support Yukon EC and Ultra on the same board:

- Alias =YUKON\_EC\_PP2V5\_ENET to PP1V8R2V5\_ENET\_PHY\_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5\_ENET\_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET\_CLKREQ\_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON\_ULTRA)
- Use YUKON\_EC and YUKON\_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 35             | 89     |

ENET Enable Generation


"ENET" = "S0" || ("S3" && "AC" && "WOL\_EN")  
NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.



3.3V ENET FET


WLAN Enable Generation

"WLAN" = "S0" || ("S3" && "AC" && "WOW\_EN")  
NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.




Yukon AVDDL LDO

1.9V for Yukon Ultra, 2.5V for Yukon EC  
Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



| PART NUMBER | QTY | DESCRIPTION               | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------|---------------|----------|------------|
| 114S0363    | 1   | RES,31.6K,1%,1/16W,402,LF | R3855         |          | YUKON_EC   |

Yukon Crystal



Yukon Power Control

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 36             | 89     |


Page Notes

Power aliases required by this page:  
- =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE


NONE

SHT

37

OF

89



### FireWire Link (TSB83AA22)

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 38             | 89     |



|       |     |    |
|-------|-----|----|
| SCALE | SHT | OF |
| NONE  | 39  | 89 |



APPLE INC.

|      |
|------|
| SIZE |
| D    |

CCBY

|  |      |    |
|--|------|----|
|  | DATE | OF |
|--|------|----|

REV.

15.0.0

|       |     |
|-------|-----|
|       |     |
| SCALE |     |
|       | NON |

|  |     |
|--|-----|
|  | SHT |
|--|-----|

---

39


39



Page Notes



Power aliases required by this page:  
- =PPBUS\_S5\_FWPWSW (system supply for bus power)  
- =PP3V3\_FW\_LATEVG\_ACTIVE  
- =PPVP\_FW\_SUMNODE (power passthru summation node)  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
- FW\_PORT\_FAULT\_PU

FireWire Port Power Switch



Current Limit/Active Late-VG Protection

Late-VG Event Detection



Current Limits  
0.020 ohm => 2.4A  
0.025 ohm => 2A  
0.030 ohm => 1.66A (Ideal)  
0.033 ohm => 1.5A


MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 40             | 89     |

Page Notes

```
Power aliases required by this page:
- =PPVP_FW_PORT0
- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG
- =GND_CHASSIS_FW_PORT0L
- =GND_CHASSIS_FW_PORT0U
- =GND_CHASSIS_FW_PORT1
- =GND_CHASSIS_FW_EMI_R
```

Signal aliases required by this page:  
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:  
(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple  
FireWire Design Guide (FWDG 0.6, 5/14/03)


-GND chassis to FW\_LMT\_R

Signal aliases required by this page:  
(NONE)

FireWire PHY Config Straps


NOTE: This page is expected to contain the program changes to run the Configures PHY for: PP3V3 FW PHY

- |                                                                                                                                      |                                                                                                                                                                        |                                                                    |
|--------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|
| the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals. | <ul style="list-style-type: none"> <li>- 2-port Portable Power Class (4)</li> <li>- Port "0" Data-Strobe only (1394A)</li> <li>- Port "1" Bilingual (1394B)</li> </ul> | <pre> 39  =FWPHY_PC0  = 39  =FWPHY_DS0  = 39  =FWPHY_DS1  = </pre> |
|--------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|


[illegible]

FireWire Design Guide (FWDG 0.6, 5/14/03)

Place close to FireWire PHY




|     | Late-VG Protection Power |
|-----|--------------------------|
| 1   | 0.0000                   |
| 2   | 0.0000                   |
| 3   | 0.0000                   |
| 4   | 0.0000                   |
| 5   | 0.0000                   |
| 6   | 0.0000                   |
| 7   | 0.0000                   |
| 8   | 0.0000                   |
| 9   | 0.0000                   |
| 10  | 0.0000                   |
| 11  | 0.0000                   |
| 12  | 0.0000                   |
| 13  | 0.0000                   |
| 14  | 0.0000                   |
| 15  | 0.0000                   |
| 16  | 0.0000                   |
| 17  | 0.0000                   |
| 18  | 0.0000                   |
| 19  | 0.0000                   |
| 20  | 0.0000                   |
| 21  | 0.0000                   |
| 22  | 0.0000                   |
| 23  | 0.0000                   |
| 24  | 0.0000                   |
| 25  | 0.0000                   |
| 26  | 0.0000                   |
| 27  | 0.0000                   |
| 28  | 0.0000                   |
| 29  | 0.0000                   |
| 30  | 0.0000                   |
| 31  | 0.0000                   |
| 32  | 0.0000                   |
| 33  | 0.0000                   |
| 34  | 0.0000                   |
| 35  | 0.0000                   |
| 36  | 0.0000                   |
| 37  | 0.0000                   |
| 38  | 0.0000                   |
| 39  | 0.0000                   |
| 40  | 0.0000                   |
| 41  | 0.0000                   |
| 42  | 0.0000                   |
| 43  | 0.0000                   |
| 44  | 0.0000                   |
| 45  | 0.0000                   |
| 46  | 0.0000                   |
| 47  | 0.0000                   |
| 48  | 0.0000                   |
| 49  | 0.0000                   |
| 50  | 0.0000                   |
| 51  | 0.0000                   |
| 52  | 0.0000                   |
| 53  | 0.0000                   |
| 54  | 0.0000                   |
| 55  | 0.0000                   |
| 56  | 0.0000                   |
| 57  | 0.0000                   |
| 58  | 0.0000                   |
| 59  | 0.0000                   |
| 60  | 0.0000                   |
| 61  | 0.0000                   |
| 62  | 0.0000                   |
| 63  | 0.0000                   |
| 64  | 0.0000                   |
| 65  | 0.0000                   |
| 66  | 0.0000                   |
| 67  | 0.0000                   |
| 68  | 0.0000                   |
| 69  | 0.0000                   |
| 70  | 0.0000                   |
| 71  | 0.0000                   |
| 72  | 0.0000                   |
| 73  | 0.0000                   |
| 74  | 0.0000                   |
| 75  | 0.0000                   |
| 76  | 0.0000                   |
| 77  | 0.0000                   |
| 78  | 0.0000                   |
| 79  | 0.0000                   |
| 80  | 0.0000                   |
| 81  | 0.0000                   |
| 82  | 0.0000                   |
| 83  | 0.0000                   |
| 84  | 0.0000                   |
| 85  | 0.0000                   |
| 86  | 0.0000                   |
| 87  | 0.0000                   |
| 88  | 0.0000                   |
| 89  | 0.0000                   |
| 90  | 0.0000                   |
| 91  | 0.0000                   |
| 92  | 0.0000                   |
| 93  | 0.0000                   |
| 94  | 0.0000                   |
| 95  | 0.0000                   |
| 96  | 0.0000                   |
| 97  | 0.0000                   |
| 98  | 0.0000                   |
| 99  | 0.0000                   |
| 100 | 0.0000                   |




|             |  |
|-------------|--|
| Cable Power |  |
|-------------|--|

CABLE POWER CRITICAL Note: Trace PPVP\_FW\_PORT0 must handle up to 5A



|             |  |
|-------------|--|
| Cable Power |  |
|-------------|--|

| CRITICAL |          |
|----------|----------|
| CRITICAL | CRITICAL |



|                |
|----------------|
| FireWire Ports |
|----------------|

|                     |                      |
|---------------------|----------------------|
| SYNC_MASTER=M76_MLB | SYNC_DATE=03/19/2007 |
|---------------------|----------------------|


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

III NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

|               |                            |                |
|---------------|----------------------------|----------------|
| SIZE<br>D     | DRAWING NUMBER<br>051-7413 | REV.<br>15.0.0 |
| SCALE<br>NONE | SHT<br>41                  | OF<br>89       |


## A



```

Placement note
Place within 12.7mm
from ball of SB


```

|                                                                                                  |       |                |        |
|--------------------------------------------------------------------------------------------------|-------|----------------|--------|
|  APPLE INC. | SIZE  | DRAWING NUMBER | REV.   |
|                                                                                                  | D     | 051-7413       | 15.0.0 |
|                                                                                                  | SCALE | SHT            | OF     |
|                                                                                                  | NONE  | 42             | 89     |




APPLE INC.


Port Power Switch



Right USB Port



USB/SMC Debug Mux



External USB Connector

SYNC\_MASTER=M88

SYNC\_DATE=08/02/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 43             | 89     |

Left Clutch Barrel Interconnect



Left Clutch Barrel Interconnect  
SYNC\_MASTER=M87 SYNC\_DATE=07/16/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 44             | 89     |






NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C


B

A



PLACEMENT\_NOTE=Place R4999 close to U4900 pins N14,N15  
PLACEMENT\_NOTE=Place C4920 close to U4900 pins N14,N15

NOTE: SMS Interrupt can be active high or low, rename net accordingly.  
If SMS interrupt is not used, pull up to SMC rail.




SMC  
SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 45             | 89     |


SMC Reset "Button" / Brownout Detect



SMC Crystal Circuit      Debug Power "Button"




SMC AVREF Supply




| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:            |
|-------------|---------------------------|------------|---------|----------------------|
| 35381381    | 35381278                  |            | ALL     | Interail ISL60002-33 |

System (Sleep) LED Circuit




SMC FSB to 3.3V Level Shifting



|                    |   |                       |
|--------------------|---|-----------------------|
| SMC FAN 2 CTL      | = | TP_SMC_FAN_2_CTL      |
| SMC FAN 2 TACH     | = | TP_SMC_FAN_2_TACH     |
| SMC FAN 3 CTL      | = | TP_SMC_FAN_3_CTL      |
| SMC FAN 3 TACH     | = | TP_SMC_FAN_3_TACH     |
| SMC GFX OVERTEMP L | = | TP_SMC_GFX_OVERTEMP_L |
| SMC GFX THROTTLE L | = | TP_SMC_GFX_THROTTLE_L |
| SMC BATT VSET      | = | TP_SMC_BATT_VSET      |
| SMC SYS VSET       | = | TP_SMC_SYS_VSET       |
| SMC P14            | = | TP_SMC_P14            |
| SMC P20            | = | TP_SMC_P20            |
| SMC P21            | = | TP_SMC_P21            |
| SMC P22            | = | TP_SMC_P22            |
| SMC P23            | = | TP_SMC_P23            |
| SMC P26            | = | TP_SMC_P26            |
| SMC P27            | = | TP_SMC_P27            |
| SMC P43            | = | TP_SMC_P43            |
| SMC P44            | = | TP_SMC_P44            |
| SMC P46            | = | TP_SMC_P46            |
| SMC P62            | = | TP_SMC_P62            |
| SMC P63            | = | TP_SMC_P63            |
| SMC P64            | = | TP_SMC_P64            |
| SMC P81            | = | TP_SMC_P81            |
| SMC PF0            | = | TP_SMC_PF0            |
| SMC PF1            | = | TP_SMC_PF1            |


|                 |   |                     |
|-----------------|---|---------------------|
| SMC EXCARD_OC_L | = | EXCARD_OC_L         |
| SMC_SUS_CLK     | = | SUS_CLK_SB          |
| SMC_P45         | = | SMC_ENRGYSTR_LDO_EN |

LAN PWRGD Circuit



S5 Rail PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



|                       |       |      |   |   |    |       |       |     |
|-----------------------|-------|------|---|---|----|-------|-------|-----|
| SMC_PA0               | R5091 | 100K | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_PA1               | R5092 | 100K | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_PB0               | R5093 | 100K | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_ONOFF_L           | R5070 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_LID               | R5071 | 100K | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_FWE               | R5072 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_TX_L              | R5073 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_RX_L              | R5074 | 100K | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SYS_ONEWIRE           | R5075 | 2.0K | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_BS_ALRT_L         | R5076 | 100K | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_TMS               | R5077 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_TDO               | R5078 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_TDI               | R5079 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_TCK               | R5080 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_P67               | R5094 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_PF3               | R5081 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_PGO               | R5096 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_PH4               | R5082 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_BATT_TRICKLE_EN_L | R5083 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_BATT_CHG_EN       | R5084 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_ADAPTER_EN        | R5085 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_CASE_OPEN         | R5086 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_BC_AOK            | R5087 | 470K | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| SMC_EXCARD_CP         | R5088 | 10K  | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| PM_SUS_STAT_L         | R5089 | 100K | 1 | 2 | 5% | 1/16W | MF-LF | 402 |
| PM_SLP_S5_L           | R5090 | 100K | 1 | 2 | 5% | 1/16W | MF-LF | 402 |

SMC Support

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|            |      |                |          |
|------------|------|----------------|----------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV.     |
|            | D    | 051-7413       | 15.0.0   |
| SCALE      | NONE | SHT            | 46 OF 89 |



www.laptopble.vn

LPC+ Connector

FWH\_INIT\_L Generation

CRITICAL  
LPCPLUS  
J5100  
QT500306-L021-9F  
M-ST-SH

PP3V3\_S5 LPCPLUS  
PP5V\_S0 LPCPLUS

LPC AD<0>  
LPC AD<1>  
LPC FRAME L  
PM CLKRUN L  
BOOT LPC SPI L  
SMC TMS  
DEBUG RESET L  
SMC TRST L  
SMC TDO  
SMC MD1  
SMC TX L

FWH\_INIT L  
PCI CLK33M LPCPLUS  
LPC AD<2>  
LPC AD<3>  
INT SERIRQ  
PM\_SUS\_STAT L  
SMC TDI  
SMC TCK  
SMC RESET L  
SMC NMI  
SMC RX L  
LINDACARD GPIO

516S0394

PP3V3\_S0 LPCPLUS

R5192  
330  
5%  
1/16W  
MF-LP  
2 402

Q5190  
MMDT3904XF  
SOT-363-LP

CPU\_INIT\_LS3V3

R5191  
1.3K  
5%  
1/16W  
MF-LP  
2 402

Q5190  
MMDT3904XF  
SOT-363-LP

CPU\_INIT\_R L  
CPU\_INIT\_L

R5190  
330  
5%  
1/16W  
MF-LP  
402

PLACEMENT\_NOTE=Place R5190 to minimize CPU\_INIT\_L stub  
PLACEMENT\_NOTE=Place Q5190 close to R5190

LPC+ Debug Connector  
SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.  
D 051-7413 15.0.0  
SCALE NONE SHIT 47 OF 89

www.laptopble.vn

LPC+ Connector

FWH\_INIT\_L Generation

CRITICAL  
LPCPLUS  
J5100  
QT500306-L021-9F  
M-ST-SH

PP3V3\_S5\_LPCPLUS  
PP5V\_S0\_LPCPLUS

LPC AD<0>  
LPC AD<1>  
LPC FRAME\_L  
PM\_CLKRUN\_L  
BOOT\_LPC\_SPI\_L  
SMC\_TMS  
DEBUG\_RESET\_L  
SMC\_TRST\_L  
SMC\_TDO  
SMC\_MD1  
SMC\_TX\_L

FWH\_INIT\_L  
PCI\_CLK33M\_LPCPLUS  
LPC AD<2>  
LPC AD<3>  
INT\_SERIRQ  
PM\_SUS\_STAT\_L  
SMC\_TDI  
SMC\_TCK  
SMC\_RESET\_L  
SMC\_NMI  
SMC\_RX\_L  
LINDACARD\_GPIO

516S0394

PP3V3\_S0\_LPCPLUS

R5192  
330  
5%  
1/16W  
MF-LP  
2 402

Q5190  
MMDT3904XF  
SOT-363-LP

CPU\_INIT\_LS3V3

R5191  
1.3K  
5%  
1/16W  
MF-LP  
2 402

Q5190  
MMDT3904XF  
SOT-363-LP


CPU\_INIT\_R\_L  
CPU\_INIT\_L

R5190  
330  
5%  
1/16W  
MF-LP  
402

PLACEMENT\_NOTE=Place R5190 to minimize CPU\_INIT\_L stub  
PLACEMENT\_NOTE=Place Q5190 close to R5190

LPC+ Debug Connector  
SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.  
D 051-7413 15.0.0  
SCALE NONE SHIT 47 OF 89



**SMBus Connections**

SYNC\_MASTER= (MASTER) SYNC\_DATE= (MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.



| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 48             | 89     |

D


D

CPU Voltage Sense / Filter

PBUS Voltage Sense & Filter



GPU Voltage Sense / Filter



C





C

1.8V FB Current Sense Filter

CPU Current Sense Filter

DCIN Current Sense Filter

Battery (PBUS) Current Sense Filter



B





B

NB Core Current Sense Filter

GPU Current Sense Filter

NB 1.8V Current Sense Filter

S0/GPU 1.25V Current Sense Filter




A

A

Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC\_MASTER=M87\_MLB SYNC\_DATE=05/22/2007






NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 49             | 89     |





## GPU VCore Current Sense



### Current Sensing

SYNC\_MASTER=M87\_MLB SYNC\_DATE=05/22/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 50             | 89     |


## D





## B



1






|                     |                      |   |
|---------------------|----------------------|---|
| SYNC_MASTER=M76_MLB | SYNC_DATE=03/19/2007 | 7 |
|---------------------|----------------------|---|

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

|      |                |
|------|----------------|
| SIZE | DRAWING NUMBER |
|------|----------------|



SCALE

|  |  |
|--|--|
|  |  |
|--|--|


|     |    |
|-----|----|
| SHT | 52 |
|-----|----|

[illegible]


89

---


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE


NONE

SHT



53

OF

89



I2C addresses:  
ADDR low => 0x30, 0x31  
ADDR high => 0x32, 0x33  
Alias SCL/SDA to GND if using analog outputs only



### Sudden Motion Sensor (SMS)

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 54             | 89     |





SPI BootROM

SYNC\_MASTER=T9\_NOME

SYNC\_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                                                                                                  |      |                |        |
|--------------------------------------------------------------------------------------------------|------|----------------|--------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV.   |
|                                                                                                  | D    | 051-7413       | 15.0.0 |
| SCALE                                                                                            |      | SHT            | OF     |
| NONE                                                                                             |      | 55             | 89     |

Left I/O Power Connector



Battery Connector (Digital Signals)



PBus-In & Battery Connectors

SYNC\_MASTER=(M59\_SYNC) SYNC\_DATE=09/09/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE


NONE

SHT

56

OF

89



Power FETs

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|            |      |                |        |
|------------|------|----------------|--------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV.   |
|            | D    | 051-7413       | 15.0.0 |
| SCALE      |      | SHT            | OF     |
| NONE       |      | 57             | 89     |





## 5V / 3.3V Power Supply

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 59             | 89     |






NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                                                                                                  |       |                |        |
|--------------------------------------------------------------------------------------------------|-------|----------------|--------|
|  APPLE INC. | SIZE  | DRAWING NUMBER | REV.   |
|                                                                                                  | D     | 051-7413       | 15.0.0 |
|                                                                                                  | SCALE | SHT            | OF     |
|                                                                                                  | NONE  | 60             | 89     |



| PART#    | QTY | DESCRIPTION                      | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION   |
|----------|-----|----------------------------------|-------------------------|----------|--------------|
| 114S0346 | 1   | RES,MTL FILM,21.5K,1%,0402,SM,LF | R7520                   | CRITICAL | P1V8S3_1V825 |

1.8V DDR2 Supply

SYNC\_MASTER=M76\_MLB      SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE  
D


DRAWING NUMBER  
051-7413

REV.  
15.0.0

SCALE  
NONE

SHT  
61

OF  
89



1.5V Power Supply

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/12/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 62             | 89     |

3.3V FW PHY Supply



1.95V FW PHY Supply



FW PHY Power Supplies

SYNC\_MASTER=M76\_MLB SYNC\_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

63


OF

89


Power Control Signals

3.425V "G3Hot" Supply

| State               | SMC_PM_G2_ENABLE | PM_SLP_S4_L | PM_SLP_S3_L |
|---------------------|------------------|-------------|-------------|
| Run (S0)            | 1                | 1           | 1           |
| Sleep (S3)          | 1                | 1           | 0           |
| Soft-Off (S5)       | 1                | 0           | 0           |
| Battery Off (G3Hot) | 0                | 0           | 0           |



Supply needs to guarantee 3.31V delivered to SMC Vref generator



Vout = 3.425  
200mA max output  
(Switcher limit)


$$V_{out} = 1.25V * (1 + R_a / R_b)$$

Unused PGOOD Signals


- =P1V25ENET PGOOD = TP P1V25ENET PGOOD
- =P1V8\_S0GPU PGOOD = TP P1V8\_S0GPU PGOOD

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



NOTE: 0.9V is not checked!  
Other S0 Rails PWRGD Circuit




3.425V G3Hot Supply & Power Control

SYNC\_MASTER=M88 SYNC\_DATE=08/02/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 64             | 89     |



Page Notes

Power aliases required by this page:

- =PP1V2\_GPU\_PEX\_PLLXVDD
- =PP1V2\_GPU\_PEX\_IOVDDQ
- =PP1V2\_GPU\_PEX\_IOVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

- =PP1V2\_GPU\_PEX\_PLLXVDD
- =PP1V2\_GPU\_PEX\_IOVDDQ
- =PP1V2\_GPU\_PEX\_IOVDD

PEX 1.2V Current = 2A

250mA

1500mA

180mA

20mA

PP1V2\_GPU\_PEX\_PLLAVDD F  
MIN LINE WIDTH=0.25 mm  
MIN NC-C-WIDTH=0.25 mm  
VOLTAGE=1.2V

PP1V2\_GPU\_PEX\_PLLVDD F  
MIN LINE WIDTH=0.25 mm  
MIN NC-C-WIDTH=0.25 mm  
VOLTAGE=1.2V



OMIT

U8000  
NB8P-GS-W-A2  
BGA  
(1 OF 8)

PCI-EXPRESS BUS INTERFACE

NV G84M PCI-E

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

65

OF

89

## A


```
Power aliases required by this page:
- =PPVCORE_GPU
- =Pp1v8_GPU_FBVDDQ
```

---

```
Signal aliases required by this page:
(NONE)
```

---


```
BOM options provided by this page:
(NONE)
```



```
NC_MASTER= ( MASTER )      SYNC_DATE= ( MASTER )
```

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

DO NOT TO REPRODUCE OR COPY IT



|       |                |     |        |
|-------|----------------|-----|--------|
| SIZE  | DRAWING NUMBER |     | REV.   |
| D     | 051-7413       |     | 15.0.0 |
| SCALE |                | SHT | OF     |
| NONE  |                | 66  | 89     |


```
Power aliases required by this page:
- =PP1V2_GPU_FBPLLAVDD
- =PP1V8_GPU_FBIO
```

---

```
Signal aliases required by this page:
(NONE)
```

---

```
BOM options provided by this page:
(NONE)
```



NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF PEOPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                                                                                   |
|-----------------------------------------------------------------------------------|
| Power aliases required by this page:<br>- =PPlV8_S0_FB_VDD<br>- =PPlV8_S0_FB_VDDQ |
| Signal aliases required by this page:<br>(NONE)                                   |
| BOM options provided by this page:<br>(NONE)                                      |





|                                                                                   |
|-----------------------------------------------------------------------------------|
| Power aliases required by this page:<br>- =PP1V8_S0_FB_VDD<br>- =PP1V8_S0_FB_VDDQ |
| Signal aliases required by this page:<br>(NONE)                                   |
| BOM options provided by this page:<br>(NONE)                                      |





Page Notes

Power aliases required by this page:


- =PP3V3\_GPU\_VDD33
- =PP3V3\_GPU\_MIO
- =PP1V2\_GPU\_PLLVDD
- =PP1V2\_GPU\_H\_PLLVDD
- =PP1V2\_GPU\_VID\_PLLVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



NV G84M GPIO/MIO/Misc

SYNC\_MASTER= (MASTER) SYNC\_DATE= (MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 70             | 89     |





```
Power aliases required by this page:
- =PP1V8_GPU_IPFX
- =PP3V3_GPU_IPFCD_IOVDD
- =PP3V3_GPU_DAC
```

---

```
Signal aliases required by this page:
(NONE)
```

---

```
BOM options provided by this page:
(NONE)
```




|                         |                       |
|-------------------------|-----------------------|
| SYNC_MASTER= ( MASTER ) | SYNC_DATE= ( MASTER ) |
|-------------------------|-----------------------|

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

GPU VCore Regulator



GPU VCore Setpoints

| VID3 | VID2 | VID1 | VID0 | Voltage  | Max Batt | Balanced | Max perf |
|------|------|------|------|----------|----------|----------|----------|
| 1    | 0    | 0    | 1    | 1.05575V | M87,M88  | M87      | -        |
| 0    | 1    | 1    | 0    | 1.13300V | -        | M88      | M87      |
| 0    | 0    | 1    | 0    | 1.23600V | -        | -        | M88      |

Other VID states may not be valid

M87/M88 Default Vcore Setpoints

| BOM GROUP    | BOM OPTIONS                             |
|--------------|-----------------------------------------|
| GPUVID_1P26V | GPUVID3_0,GPUVID2_0,GPUVID1_1,GPUVID0_0 |
| GPUVID_1P13V | GPUVID3_0,GPUVID2_1,GPUVID1_1,GPUVID0_0 |
| GPUVID_1P05V | GPUVID3_1,GPUVID2_0,GPUVID1_0,GPUVID0_1 |

GPU (G84M) Core Supply

SYNC\_MASTER=M88 SYNC\_DATE=08/02/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 73             | 89     |



LCD (LVDS) INTERFACE



LVDSDisplayConnector

SYNC\_MASTER=(MASTER)

SYNC\_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                                                                                                  |      |                |        |
|--------------------------------------------------------------------------------------------------|------|----------------|--------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV.   |
|                                                                                                  | D    | 051-7413       | 15.0.0 |
| SCALE                                                                                            |      | SHT            | OF     |
| NONE                                                                                             |      | 74             | 89     |



|                                                                                   |
|-----------------------------------------------------------------------------------|
| Power aliases required by this page:<br>- =Pp1v8_S0_FB_VDD<br>- =Pp1v8_S0_FB_VDDQ |
| Signal aliases required by this page:<br>(NONE)                                   |
| BOM options provided by this page:<br>(NONE)                                      |



Power aliases required by this page:  
- =PP1V8\_S0\_FB\_VDD  
- =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

D

D

C





C

B

B

A

A

CRITICAL  
OMITCRITICAL  
OMITCRITICAL  
OMITCRITICAL  
OMIT

## GDDR3 Frame Buffer B (Bot)

SYNC\_MASTER=M88\_MLB\_VRAMSNOT\_DATE=06/19/2007

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE  | DRAWING NUMBER | REV.   |
|-------|----------------|--------|
| D     | 051-7413       | 15.0.0 |
| SCALE | SHT            | OF     |
| NONE  | 76             | 89     |

1.8V Frame Buffer Regulator



1.8V FB Power Supply

SYNC\_MASTER= (MASTER) SYNC\_DATE= (MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|            |      |                |        |
|------------|------|----------------|--------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV.   |
|            | D    | 051-7413       | 15.0.0 |
| SCALE      |      | SHT            | OF     |
| NONE       |      | 77             | 89     |



[illegible]

|                                                                                                  |               |                            |                |
|--------------------------------------------------------------------------------------------------|---------------|----------------------------|----------------|
|  APPLE INC. | SIZE<br>D     | DRAWING NUMBER<br>051-7413 | REV.<br>15.0.0 |
|                                                                                                  | SCALE<br>NONE | SHT OF<br>79 OF 89         |                |



FSB (Front-Side Bus) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FSB_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| FSB_DSTB_55S      | *     | =1:1_DIFFPAIR         | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =1:1_DIFFPAIR        | =1:1_DIFFPAIR     |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_ADDR         | *     | =3:1_SPACING         | ?      |
| FSB_ADDR2ADDR    | *     | =2:1_SPACING         | ?      |
| FSB_ADSTB        | *     | =3:1_SPACING         | ?      |
| FSB_ADDR2ADSTB   | *     | =3:1_SPACING         | ?      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_COMMON       | *     | =2:1_SPACING         | ?      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| FSB_ADDR          | FSB_ADDR          | *         | FSB_ADDR2ADDR    |
| FSB_ADDR          | FSB_ADSTB         | *         | FSB_ADDR2ADSTB   |
| FSB_DATA          | FSB_DATA          | *         | FSB_DATA2DATA    |
| FSB_DATA          | FSB_DSTB          | *         | FSB_DATA2DSTB    |

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CPU_27P4S         | *     | Y                     | =27P4_OHM_SE       | =27P4_OHM_SE       | =27P4_OHM_SE        | 7 MIL                | 7 MIL             |
| CPU_55S           | *     | Y                     | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CPU_2TO1         | *     | =2:1_SPACING         | ?      |
| CPU_COMP         | *     | 25 MIL               | ?      |
| CPU_GTLREF       | *     | 25 MIL               | ?      |
| CPU_ITP          | *     | =2:1_SPACING         | ?      |
| CPU_VCCSENSE     | *     | 25 MIL               | ?      |

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE     |              |                 |               |
|---------------------------|--------------|--------------|-----------------|---------------|
|                           | PHYSICAL     | SPACING      |                 |               |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB ADS L       | 7 10 14       |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB BNR L       | 7 10 14       |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB BPRI L      | 10 14         |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB BREQ0 L     | 7 10 14       |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB DBSY L      | 7 10 14       |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB DEFER L     | 10 14         |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB DPWR L      | 7 10 14       |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB DRDY L      | 7 10 14       |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB HIT L       | 7 10 14       |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB HITM L      | 7 10 14       |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB LOCK L      | 7 10 14       |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB RS L<2..0>  | 10 14         |
| FSB_COMMON                | FSB_55S      | FSB_COMMON   | FSB TRDY L      | 10 14         |
| FSB_CPURST_L              | FSB_55S      | FSB_COMMON   | FSB CPURST L    | 7 10 13 14    |
| FSB_DATA_GROUP0           | FSB_55S      | FSB_DATA     | FSB D L<15..0>  | 7 10 14       |
| FSB_DATA_GROUP0           | FSB_55S      | FSB_DATA     | FSB DINV L<0>   | 7 10 14       |
| FSB_DSTB0                 | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L P<0> | 7 10 14       |
|                           | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L N<0> | 7 10 14       |
| FSB_DATA_GROUP1           | FSB_55S      | FSB_DATA     | FSB D L<31..16> | 7 10 14       |
| FSB_DATA_GROUP1           | FSB_55S      | FSB_DATA     | FSB DINV L<1>   | 7 10 14       |
| FSB_DSTB1                 | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L P<1> | 7 10 14       |
|                           | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L N<1> | 7 10 14       |
| FSB_DATA_GROUP2           | FSB_55S      | FSB_DATA     | FSB D L<47..32> | 7 10 14       |
| FSB_DATA_GROUP2           | FSB_55S      | FSB_DATA     | FSB DINV L<2>   | 7 10 14       |
| FSB_DSTB2                 | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L P<2> | 7 10 14       |
|                           | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L N<2> | 7 10 14       |
| FSB_DATA_GROUP3           | FSB_55S      | FSB_DATA     | FSB D L<63..48> | 7 10 14       |
| FSB_DATA_GROUP3           | FSB_55S      | FSB_DATA     | FSB DINV L<3>   | 7 10 14       |
| FSB_DSTB3                 | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L P<3> | 7 10 14       |
|                           | FSB_DSTB_55S | FSB_DSTB     | FSB DSTB L N<3> | 7 10 14       |
| FSB_ADDR_GROUP0           | FSB_55S      | FSB_ADDR     | FSB A L<16..3>  | 7 10 14       |
| FSB_ADDR_GROUP0           | FSB_55S      | FSB_ADDR     | FSB REQ L<4..0> | 7 10 14       |
| FSB_ADSTB0                | FSB_55S      | FSB_ADSTB    | FSB ADSTB L<0>  | 7 10 14       |
| FSB_ADDR_GROUP1           | FSB_55S      | FSB_ADDR     | FSB A L<35..17> | 7 10 14       |
| FSB_ADSTB1                | FSB_55S      | FSB_ADSTB    | FSB ADSTB L<1>  | 7 10 14       |
| CPU_IERR_L                | CPU_55S      |              | CPU IERR L      | 10            |
| CPU_FERR_L                | CPU_55S      |              | CPU FERR L      | 10 23         |
| CPU_PROCHOT_L             | CPU_55S      | CPU_2TO1     | CPU PROCHOT L   | 10 46 58      |
| CPU_PWRGD                 | CPU_55S      |              | CPU PWRGD       | 7 10 13 23    |
| CPU_FROM_SB               | CPU_55S      |              | CPU INTR        | 10 23         |
| CPU_FROM_SB               | CPU_55S      |              | CPU NMI         | 10 23         |
| CPU_FROM_SB               | CPU_55S      |              | CPU A20M L      | 10 23         |
| CPU_FROM_SB               | CPU_55S      |              | CPU DPSLP L     | 7 10 23       |
| CPU_FROM_SB               | CPU_55S      |              | CPU IGNNE L     | 10 23         |
| CPU_INIT_L                | CPU_55S      |              | CPU INIT L      | 10 23 47      |
| CPU_FROM_SB               | CPU_55S      |              | CPU SMI L       | 10 23         |
| CPU_FROM_SB               | CPU_55S      |              | CPU STPCLK L    | 7 10 33       |
| PM_THRMTRIP_L             | CPU_55S      | CPU_2TO1     | PM THRMTRIP L   | 10 16 23 46   |
| FSB_CPUSLP_L              | CPU_55S      |              | FSB CPUSLP L    | 7 10 14       |
| PM_DPRSLEVR               | CPU_55S      | CPU_2TO1     | PM DPRSLPVR     | 7 16 25 58    |
| (See above)               | CPU_55S      | CPU_2TO1     | IMVP DPRSLPVR   | 7 58          |
| CPU_BSEL0                 | CPU_55S      | CPU_2TO1     | CPU BSEL<0>     | 10 30         |
| (See above)               | CPU_55S      | CPU_2TO1     | NB BSEL<0>      | 13 16 30      |
| CPU_BSEL1                 | CPU_55S      | CPU_2TO1     | CPU BSEL<1>     | 10 30         |
| (See above)               | CPU_55S      | CPU_2TO1     | NB BSEL<1>      | 13 16 30      |
| CPU_BSEL2                 | CPU_55S      | CPU_2TO1     | CPU BSEL<2>     | 10 30         |
| (See above)               | CPU_55S      | CPU_2TO1     | NB BSEL<2>      | 13 16 30      |
| CPU_DPRSTP_L              | CPU_55S      | CPU_2TO1     | CPU DPRSTP L    | 7 10 16 23 58 |
| CPU_GTLREF                | CPU_55S      | CPU_GTLREF   | CPU GTLREF      | 10            |
| CPU_COMP                  | CPU_55S      | CPU_COMP     | CPU COMP<3>     | 10            |
| CPU_COMP                  | CPU_27P4S    | CPU_COMP     | CPU COMP<2>     | 10            |
| CPU_COMP                  | CPU_55S      | CPU_COMP     | CPU COMP<1>     | 10            |
| CPU_COMP                  | CPU_27P4S    | CPU_COMP     | CPU COMP<0>     | 10            |
| XDP_TDI                   | CPU_55S      | CPU_ITP      | XDP TDI         | 10 13         |
| XDP_TDO                   | CPU_55S      | CPU_ITP      | XDP TDO         | 10 13         |
| XDP_TMS                   | CPU_55S      | CPU_ITP      | XDP TMS         | 10 13         |
| XDP_TCK                   | CPU_55S      | CPU_ITP      | XDP TCK         | 10 13         |
| XDP_TRST_L                | CPU_55S      | CPU_ITP      | XDP TRST L      | 10 13         |
| XDP_BPM_L                 | CPU_55S      | CPU_ITP      | XDP BPM L<4..0> | 10 13         |
| XDP_BPM_L5                | CPU_55S      | CPU_ITP      | XDP BPM L<5>    | 10 13         |
| CLK_FSB_100D              | CLK_FSB      | CLK_FSB      | XDP CLK P       | 13 30 85      |
| CLK_FSB_100D              | CLK_FSB      | CLK_FSB      | XDP CLK N       | 13 30 85      |
| (FSB_CPURST_L)            | CPU_55S      | CPU_ITP      | XDP CPURST L    | 13            |
|                           | CPU_55S      | CPU_2TO1     | CPU VID<6..0>   | 11 12         |
|                           | CPU_55S      | CPU_2TO1     | IMVP6 VID<6..0> | 7 12 58       |
| CPU_VCCSENSE              | CPU_27P4S    | CPU_VCCSENSE | CPU VCCSENSE_P  | 11 58         |
| CPU_VCCSENSE              | CPU_27P4S    | CPU_VCCSENSE | CPU VCCSENSE_N  | 11 58         |
|                           | CPU_27P4S    | CPU_VCCSENSE | IMVP6 VSEN_P    | 58            |
|                           | CPU_27P4S    | CPU_VCCSENSE | IMVP6 VSEN_N    | 58            |

CPU/FSB Constraints

SYNC\_MASTER=T9\_NAME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

80

OF

89



D

PCI-Express / DMI Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM_LINE_WIDTH | MINIMUM_NECK_WIDTH | MAXIMUM_NECK_LENGTH | DIFFPAIR_PRIMARY_GAP | DIFFPAIR_NECK_GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCIE_100D         | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |
| DMI_100D          | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE_SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCIE             | *     | 20 MIL               | ?      |
| DMI              | *     | 20 MIL               | ?      |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM_LINE_WIDTH | MINIMUM_NECK_WIDTH | MAXIMUM_NECK_LENGTH | DIFFPAIR_PRIMARY_GAP | DIFFPAIR_NECK_GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LVDS_100D         | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |
| CRT_50S           | *     | =50_OHM_SE            | =50_OHM_SE         | =50_OHM_SE         | =50_OHM_SE          | =STANDARD            | =STANDARD         |
| CRT_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE_SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LVDS             | *     | 20 MIL               | ?      |
| CRT              | *     | 25 MIL               | ?      |
| CRT_2CRT         | *     | 20 MIL               | ?      |
| CRT_SYNC         | *     | 25 MIL               | ?      |
| CRT_SYNC2SYNC    | *     | 20 MIL               | ?      |
| TVDAC            | *     | 25 MIL               | ?      |
| TVDAC_2TVDAC     | *     | 20 MIL               | ?      |

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CRT               | CRT               | *         | CRT_2CRT         |
| CRT_SYNC          | CRT_SYNC          | *         | CRT_SYNC2SYNC    |
| TVDAC             | TVDAC             | *         | TVDAC_2TVDAC     |

LVDS signals are 100-ohm +/- 20% differential impedance.  
CRT & TVDAC signal single-ended impedance varies by location:  
- 37.5-ohm +/- 15% from GMCH to first termination resistor.  
- 50-ohm +/- 15% from first to second termination resistor.  
- 55-ohm +/- 15% from second termination resistor to connector.  
CRT\_HSYNC/CRT\_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

B

A

D

C

B

A

| ELECTRICAL_CONSTRAINT_SET |           | NET_TYPE |                     |       |
|---------------------------|-----------|----------|---------------------|-------|
|                           |           | PHYSICAL | SPACING             |       |
| PEG_R2D                   | PCIE_100D | PCIE     | PEG R2D P<15..0>    | 65    |
|                           | PCIE_100D | PCIE     | PEG R2D N<15..0>    | 65    |
|                           | PCIE_100D | PCIE     | PEG R2D C P<15..0>  | 15 65 |
|                           | PCIE_100D | PCIE     | PEG R2D C N<15..0>  | 15 65 |
| PEG_D2R                   | PCIE_100D | PCIE     | PEG D2R P<15..0>    | 15    |
|                           | PCIE_100D | PCIE     | PEG D2R N<15..0>    | 15 65 |
|                           | PCIE_100D | PCIE     | PEG D2R C P<15..0>  | 65    |
|                           | PCIE_100D | PCIE     | PEG D2R C N<15..0>  | 65    |
| DMI_N2S                   | DMI_100D  | DMI      | DMI N2S P<3..0>     | 16 24 |
|                           | DMI_100D  | DMI      | DMI N2S N<3..0>     | 16 24 |
| DMI_S2N                   | DMI_100D  | DMI      | DMI S2N P<3..0>     | 16 24 |
|                           | DMI_100D  | DMI      | DMI S2N N<3..0>     | 16 24 |
| LVDS_A_CLK                | LVDS_100D | LVDS     | LVDS A CLK P        | 15 22 |
| LVDS_A_CLK                | LVDS_100D | LVDS     | LVDS A CLK N        | 15 22 |
| LVDS_A_DATA               | LVDS_100D | LVDS     | LVDS A DATA P<2..0> | 15 22 |
| LVDS_A_DATA               | LVDS_100D | LVDS     | LVDS A DATA N<2..0> | 15    |
| LVDS_A_DATA3              | LVDS_100D | LVDS     | LVDS A DATA P<3>    |       |
| LVDS_A_DATA3              | LVDS_100D | LVDS     | LVDS A DATA N<3>    |       |
| LVDS_B_CLK                | LVDS_100D | LVDS     | LVDS B CLK P        | 15 22 |
| LVDS_B_CLK                | LVDS_100D | LVDS     | LVDS B CLK N        | 15 22 |
| LVDS_B_DATA               | LVDS_100D | LVDS     | LVDS B DATA P<2..0> | 15 22 |
| LVDS_B_DATA               | LVDS_100D | LVDS     | LVDS B DATA N<2..0> | 15 22 |
| LVDS_B_DATA3              | LVDS_100D | LVDS     | LVDS B DATA P<3>    |       |
| LVDS_B_DATA3              | LVDS_100D | LVDS     | LVDS B DATA N<3>    |       |
| LVDS_IBG                  |           | LVDS     | LVDS IBG            | 15 22 |
| CRT_TVO_IREF              |           | CRT      | CRT TVO IREF        |       |
| CRT_RED                   | CRT_50S   | CRT      | CRT RED             |       |
| CRT_GREEN                 | CRT_50S   | CRT      | CRT GREEN           |       |
| CRT_BLUE                  | CRT_50S   | CRT      | CRT BLUE            |       |
| CRT_SYNC                  | CRT_55S   | CRT_SYNC | CRT HSYNC R         |       |
| CRT_SYNC                  | CRT_55S   | CRT_SYNC | CRT VSYNC R         |       |
| TV_A_DAC                  | CRT_50S   | TVDAC    | TV A DAC            |       |
| TV_B_DAC                  | CRT_50S   | TVDAC    | TV B DAC            |       |
| TV_C_DAC                  | CRT_50S   | TVDAC    | TV C DAC            |       |

NB Constraints

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

81

OF

89

DDR2 Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_45S           | *     | =45_OHM_SE            | =45_OHM_SE         | =45_OHM_SE         | =45_OHM_SE          | =STANDARD            | =STANDARD         |
| MEM_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| MEM_70D           | *     | =70_OHM_DIFF          | =70_OHM_DIFF       | =70_OHM_DIFF       | =70_OHM_DIFF        | =70_OHM_DIFF         | =70_OHM_DIFF      |
| MEM_85D           | *     | =85_OHM_DIFF          | =85_OHM_DIFF       | =85_OHM_DIFF       | =85_OHM_DIFF        | =85_OHM_DIFF         | =85_OHM_DIFF      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MEM_CLK2MEM      | *     | =4:1_SPACING         | ?      |
| MEM_CTRL2CTRL    | *     | =2:1_SPACING         | ?      |
| MEM_CTRL2MEM     | *     | =3:1_SPACING         | ?      |
| MEM_CMD2CMD      | *     | =1.5:1_SPACING       | ?      |
| MEM_CMD2MEM      | *     | =3:1_SPACING         | ?      |
| MEM_DATA2DATA    | *     | =1.5:1_SPACING       | ?      |
| MEM_DATA2MEM     | *     | =3:1_SPACING         | ?      |
| MEM_DQS2MEM      | *     | =3:1_SPACING         | ?      |
| MEM_2OTHER       | *     | 25 MIL               | ?      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK           | MEM_CLK           | *         | MEM_CLK2MEM      |
| MEM_CLK           | MEM_CTRL          | *         | MEM_CLK2MEM      |
| MEM_CLK           | MEM_CMD           | *         | MEM_CLK2MEM      |
| MEM_CLK           | MEM_DATA          | *         | MEM_CLK2MEM      |
| MEM_CLK           | MEM_DQS           | *         | MEM_CLK2MEM      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CMD           | MEM_CLK           | *         | MEM_CMD2MEM      |
| MEM_CMD           | MEM_CTRL          | *         | MEM_CMD2MEM      |
| MEM_CMD           | MEM_CMD           | *         | MEM_CMD2CMD      |
| MEM_CMD           | MEM_DATA          | *         | MEM_CMD2MEM      |
| MEM_CMD           | MEM_DQS           | *         | MEM_CMD2MEM      |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CTRL          | MEM_CLK           | *         | MEM_CTRL2MEM     |
| MEM_CTRL          | MEM_CTRL          | *         | MEM_CTRL2CTRL    |
| MEM_CTRL          | MEM_CMD           | *         | MEM_CTRL2MEM     |
| MEM_CTRL          | MEM_DATA          | *         | MEM_CTRL2MEM     |
| MEM_CTRL          | MEM_DQS           | *         | MEM_CTRL2MEM     |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_DATA          | MEM_CLK           | *         | MEM_DATA2MEM     |
| MEM_DATA          | MEM_CTRL          | *         | MEM_DATA2MEM     |
| MEM_DATA          | MEM_CMD           | *         | MEM_DATA2MEM     |
| MEM_DATA          | MEM_DATA          | *         | MEM_DATA2DATA    |
| MEM_DATA          | MEM_DQS           | *         | MEM_DATA2MEM     |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK           | *                 | *         | MEM_2OTHER       |
| MEM_CTRL          | *                 | *         | MEM_2OTHER       |
| MEM_CMD           | *                 | *         | MEM_2OTHER       |
| MEM_DATA          | *                 | *         | MEM_2OTHER       |
| MEM_DQS           | *                 | *         | MEM_2OTHER       |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_DQS           | MEM_CLK           | *         | MEM_DQS2MEM      |
| MEM_DQS           | MEM_CTRL          | *         | MEM_DQS2MEM      |
| MEM_DQS           | MEM_CMD           | *         | MEM_DQS2MEM      |
| MEM_DQS           | MEM_DATA          | *         | MEM_DQS2MEM      |
| MEM_DQS           | MEM_DQS           | *         | MEM_DQS2MEM      |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Need to support MEM\_\*-style wildcards!

Memory Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE |          |                  |             |
|---------------------------|----------|----------|------------------|-------------|
|                           | PHYSICAL | SPACING  |                  |             |
| MEM_A_CLK                 | MEM_70D  | MEM_CLK  | MEM CLK P<2..0>  | 16 31       |
| MEM_A_CLK                 | MEM_70D  | MEM_CLK  | MEM CLK N<2..0>  | 16 31       |
| MEM_A_CNTRL               | MEM_45S  | MEM_CTRL | MEM CKE<1..0>    | 16 31 33    |
| MEM_A_CNTRL               | MEM_45S  | MEM_CTRL | MEM CS L<1..0>   | 16 31 33    |
| MEM_A_CNTRL               | MEM_45S  | MEM_CTRL | MEM ODT<1..0>    | 16 31 33    |
| MEM_A_CMD                 | MEM_55S  | MEM_CMD  | MEM A A<14..0>   | 16 17 31 33 |
| MEM_A_CMD                 | MEM_55S  | MEM_CMD  | MEM A BS<2..0>   | 17 31 33    |
| MEM_A_CMD                 | MEM_55S  | MEM_CMD  | MEM A RAS L      | 17 31 33    |
| MEM_A_CMD                 | MEM_55S  | MEM_CMD  | MEM A CAS L      | 17 31 33    |
| MEM_A_CMD                 | MEM_55S  | MEM_CMD  | MEM A WE L       | 17 31 33    |
| MEM_A_DQ_BYTE0            | MEM_55S  | MEM_DATA | MEM A DQ<7..0>   | 17 31       |
| MEM_A_DQ_BYTE1            | MEM_55S  | MEM_DATA | MEM A DQ<15..8>  | 17 31       |
| MEM_A_DQ_BYTE2            | MEM_55S  | MEM_DATA | MEM A DQ<23..16> | 17 31       |
| MEM_A_DQ_BYTE3            | MEM_55S  | MEM_DATA | MEM A DQ<31..24> | 17 31       |
| MEM_A_DQ_BYTE4            | MEM_55S  | MEM_DATA | MEM A DQ<39..32> | 17 31       |
| MEM_A_DQ_BYTE5            | MEM_55S  | MEM_DATA | MEM A DQ<47..40> | 17 31       |
| MEM_A_DQ_BYTE6            | MEM_55S  | MEM_DATA | MEM A DQ<55..48> | 17 31       |
| MEM_A_DQ_BYTE7            | MEM_55S  | MEM_DATA | MEM A DQ<63..56> | 17 31       |
| MEM_A_DM0                 | MEM_55S  | MEM_DATA | MEM A DM<0>      | 17 31       |
| MEM_A_DM1                 | MEM_55S  | MEM_DATA | MEM A DM<1>      | 17 31       |
| MEM_A_DM2                 | MEM_55S  | MEM_DATA | MEM A DM<2>      | 17 31       |
| MEM_A_DM3                 | MEM_55S  | MEM_DATA | MEM A DM<3>      | 17 31       |
| MEM_A_DM4                 | MEM_55S  | MEM_DATA | MEM A DM<4>      | 17 31       |
| MEM_A_DM5                 | MEM_55S  | MEM_DATA | MEM A DM<5>      | 17 31       |
| MEM_A_DM6                 | MEM_55S  | MEM_DATA | MEM A DM<6>      | 17 31       |
| MEM_A_DM7                 | MEM_55S  | MEM_DATA | MEM A DM<7>      | 17 31       |
| MEM_A_DQS0                | MEM_85D  | MEM_DQS  | MEM A DQS P<0>   | 17 31       |
| MEM_A_DQS0                | MEM_85D  | MEM_DQS  | MEM A DQS N<0>   | 17 31       |
| MEM_A_DQS1                | MEM_85D  | MEM_DQS  | MEM A DQS P<1>   | 17 31       |
| MEM_A_DQS1                | MEM_85D  | MEM_DQS  | MEM A DQS N<1>   | 17 31       |
| MEM_A_DQS2                | MEM_85D  | MEM_DQS  | MEM A DQS P<2>   | 17 31       |
| MEM_A_DQS2                | MEM_85D  | MEM_DQS  | MEM A DQS N<2>   | 17 31       |
| MEM_A_DQS3                | MEM_85D  | MEM_DQS  | MEM A DQS P<3>   | 17 31       |
| MEM_A_DQS3                | MEM_85D  | MEM_DQS  | MEM A DQS N<3>   | 17 31       |
| MEM_A_DQS4                | MEM_85D  | MEM_DQS  | MEM A DQS P<4>   | 17 31       |
| MEM_A_DQS4                | MEM_85D  | MEM_DQS  | MEM A DQS N<4>   | 17 31       |
| MEM_A_DQS5                | MEM_85D  | MEM_DQS  | MEM A DQS P<5>   | 17 31       |
| MEM_A_DQS5                | MEM_85D  | MEM_DQS  | MEM A DQS N<5>   | 17 31       |
| MEM_A_DQS6                | MEM_85D  | MEM_DQS  | MEM A DQS P<6>   | 17 31       |
| MEM_A_DQS6                | MEM_85D  | MEM_DQS  | MEM A DQS N<6>   | 17 31       |
| MEM_A_DQS7                | MEM_85D  | MEM_DQS  | MEM A DQS P<7>   | 17 31       |
| MEM_A_DQS7                | MEM_85D  | MEM_DQS  | MEM A DQS N<7>   | 17 31       |
| MEM_B_CLK                 | MEM_70D  | MEM_CLK  | MEM CLK P<5..3>  | 16 32       |
| MEM_B_CLK                 | MEM_70D  | MEM_CLK  | MEM CLK N<5..3>  | 16 32       |
| MEM_B_CNTRL               | MEM_45S  | MEM_CTRL | MEM CKE<4..3>    | 16 32 33    |
| MEM_B_CNTRL               | MEM_45S  | MEM_CTRL | MEM CS L<3..2>   | 16 32 33    |
| MEM_B_CNTRL               | MEM_45S  | MEM_CTRL | MEM ODT<3..2>    | 16 32 33    |
| MEM_B_CMD                 | MEM_55S  | MEM_CMD  | MEM B A<14..0>   | 16 17 32 33 |
| MEM_B_CMD                 | MEM_55S  | MEM_CMD  | MEM B BS<2..0>   | 17 32 33    |
| MEM_B_CMD                 | MEM_55S  | MEM_CMD  | MEM B RAS L      | 17 32 33    |
| MEM_B_CMD                 | MEM_55S  | MEM_CMD  | MEM B CAS L      | 17 32 33    |
| MEM_B_CMD                 | MEM_55S  | MEM_CMD  | MEM B WE L       | 17 32 33    |
| MEM_B_DQ_BYTE0            | MEM_55S  | MEM_DATA | MEM B DQ<7..0>   | 17 32       |
| MEM_B_DQ_BYTE1            | MEM_55S  | MEM_DATA | MEM B DQ<15..8>  | 17 32       |
| MEM_B_DQ_BYTE2            | MEM_55S  | MEM_DATA | MEM B DQ<23..16> | 17 32       |
| MEM_B_DQ_BYTE3            | MEM_55S  | MEM_DATA | MEM B DQ<31..24> | 17 32       |
| MEM_B_DQ_BYTE4            | MEM_55S  | MEM_DATA | MEM B DQ<39..32> | 17 32       |
| MEM_B_DQ_BYTE5            | MEM_55S  | MEM_DATA | MEM B DQ<47..40> | 17 32       |
| MEM_B_DQ_BYTE6            | MEM_55S  | MEM_DATA | MEM B DQ<55..48> | 17 32       |
| MEM_B_DQ_BYTE7            | MEM_55S  | MEM_DATA | MEM B DQ<63..56> | 17 32       |
| MEM_B_DM0                 | MEM_55S  | MEM_DATA | MEM B DM<0>      | 17 32       |
| MEM_B_DM1                 | MEM_55S  | MEM_DATA | MEM B DM<1>      | 17 32       |
| MEM_B_DM2                 | MEM_55S  | MEM_DATA | MEM B DM<2>      | 17 32       |
| MEM_B_DM3                 | MEM_55S  | MEM_DATA | MEM B DM<3>      | 17 32       |
| MEM_B_DM4                 | MEM_55S  | MEM_DATA | MEM B DM<4>      | 17 32       |
| MEM_B_DM5                 | MEM_55S  | MEM_DATA | MEM B DM<5>      | 17 32       |
| MEM_B_DM6                 | MEM_55S  | MEM_DATA | MEM B DM<6>      | 17 32       |
| MEM_B_DM7                 | MEM_55S  | MEM_DATA | MEM B DM<7>      | 17 32       |
| MEM_B_DQS0                | MEM_85D  | MEM_DQS  | MEM B DQS P<0>   | 17 32       |
| MEM_B_DQS0                | MEM_85D  | MEM_DQS  | MEM B DQS N<0>   | 17 32       |
| MEM_B_DQS1                | MEM_85D  | MEM_DQS  | MEM B DQS P<1>   | 17 32       |
| MEM_B_DQS1                | MEM_85D  | MEM_DQS  | MEM B DQS N<1>   | 17 32       |
| MEM_B_DQS2                | MEM_85D  | MEM_DQS  | MEM B DQS P<2>   | 17 32       |
| MEM_B_DQS2                | MEM_85D  | MEM_DQS  | MEM B DQS N<2>   | 17 32       |
| MEM_B_DQS3                | MEM_85D  | MEM_DQS  | MEM B DQS P<3>   | 17 32       |
| MEM_B_DQS3                | MEM_85D  | MEM_DQS  | MEM B DQS N<3>   | 17 32       |
| MEM_B_DQS4                | MEM_85D  | MEM_DQS  | MEM B DQS P<4>   | 17 32       |
| MEM_B_DQS4                | MEM_85D  | MEM_DQS  | MEM B DQS N<4>   | 17 32       |
| MEM_B_DQS5                | MEM_85D  | MEM_DQS  | MEM B DQS P<5>   | 17 32       |
| MEM_B_DQS5                | MEM_85D  | MEM_DQS  | MEM B DQS N<5>   | 17 32       |
| MEM_B_DQS6                | MEM_85D  | MEM_DQS  | MEM B DQS P<6>   | 17 32       |
| MEM_B_DQS6                | MEM_85D  | MEM_DQS  | MEM B DQS N<6>   | 17 32       |
| MEM_B_DQS7                | MEM_85D  | MEM_DQS  | MEM B DQS P<7>   | 17 32       |
| MEM_B_DQS7                | MEM_85D  | MEM_DQS  | MEM B DQS N<7>   | 17 32       |

Memory Constraints

SYNC\_MASTER=T9\_NOME

SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

Disk Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| IDE_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| SATA_55S          | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| SATA_100D         | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| IDE              | *     | =1.8:1_SPACING       | ?      |
| SATA             | *     | 20 MIL               | ?      |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA              | *     | =1.8:1_SPACING       | ?      |

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| USB_60S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| USB_90D           | *     | =90_OHM_DIFF          | =90_OHM_DIFF       | =90_OHM_DIFF       | =90_OHM_DIFF        | =90_OHM_DIFF         | =90_OHM_DIFF      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| USB              | *     | 20 MIL               | ?      |
| USB_2CLK         | *     | 25 MIL               | ?      |

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| SPI_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB              | *     | =3:1_SPACING         | ?      |
| SPI              | *     | =1.8:1_SPACING       | ?      |

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

B

A

D

C

B

A

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE  |         |                   |
|---------------------------|-----------|---------|-------------------|
|                           | PHYSICAL  | SPACING |                   |
| IDE_PDD                   | IDE_55S   | IDE     | IDE_PDD<15..0>    |
| IDE_PDA                   | IDE_55S   | IDE     | IDE_PDA<2..0>     |
| IDE_PDCS                  | IDE_55S   | IDE     | IDE_PDCS1_L       |
| IDE_PDCS                  | IDE_55S   | IDE     | IDE_PDCS3_L       |
| IDE_CNVL                  | IDE_55S   | IDE     | IDE_PDIOW_L       |
| IDE_PDIOR_L               | IDE_55S   | IDE     | IDE_PDIOR_L       |
| IDE_CNVL                  | IDE_55S   | IDE     | IDE_PDDACK_L      |
| IDE_CNVL                  | IDE_55S   | IDE     | IDE_PDDREO        |
| IDE_PDIOVDY               | IDE_55S   | IDE     | IDE_PDIOVDY       |
| IDE_IRQ14                 | IDE_55S   | IDE     | IDE_IRQ14         |
| IDE_RST_L                 | IDE_55S   | IDE     | ODD_RST_5VTOL_L   |
| SATA_A_R2D                | SATA_100D | SATA    | SATA_A_R2D_C_P    |
| SATA_100D                 | SATA      | SATA    | SATA_A_R2D_C_N    |
| SATA_100D                 | SATA      | SATA    | SATA_A_R2D_P      |
| SATA_100D                 | SATA      | SATA    | SATA_A_R2D_N      |
| SATA_A_D2R                | SATA_100D | SATA    | SATA_A_D2R_P      |
| SATA_100D                 | SATA      | SATA    | SATA_A_D2R_N      |
| SATA_100D                 | SATA      | SATA    | SATA_A_D2R_C_P    |
| SATA_100D                 | SATA      | SATA    | SATA_A_D2R_C_N    |
| SATA_B_R2D                | SATA_100D | SATA    | SATA_B_R2D_C_P    |
| SATA_100D                 | SATA      | SATA    | SATA_B_R2D_C_N    |
| SATA_100D                 | SATA      | SATA    | SATA_B_R2D_P      |
| SATA_100D                 | SATA      | SATA    | SATA_B_R2D_N      |
| SATA_B_D2R                | SATA_100D | SATA    | SATA_B_D2R_P      |
| SATA_100D                 | SATA      | SATA    | SATA_B_D2R_N      |
| SATA_100D                 | SATA      | SATA    | SATA_B_D2R_C_P    |
| SATA_100D                 | SATA      | SATA    | SATA_B_D2R_C_N    |
| SATA_C_R2D                | SATA_100D | SATA    | SATA_C_R2D_C_P    |
| SATA_100D                 | SATA      | SATA    | SATA_C_R2D_C_N    |
| SATA_100D                 | SATA      | SATA    | SATA_C_R2D_P      |
| SATA_100D                 | SATA      | SATA    | SATA_C_R2D_N      |
| SATA_C_D2R                | SATA_100D | SATA    | SATA_C_D2R_P      |
| SATA_100D                 | SATA      | SATA    | SATA_C_D2R_N      |
| SATA_100D                 | SATA      | SATA    | SATA_C_D2R_C_P    |
| SATA_100D                 | SATA      | SATA    | SATA_C_D2R_C_N    |
| SATA_RBIAS                | SATA_55S  |         | SATA_RBIAS        |
| HDA_BIT_CLK               | HDA_55S   | HDA     | HDA_BIT_CLK       |
| HDA_SYNC                  | HDA_55S   | HDA     | HDA_BIT_CLK_R     |
| HDA_SYNC                  | HDA_55S   | HDA     | HDA_SYNC          |
| HDA_SYNC                  | HDA_55S   | HDA     | HDA_SYNC_R        |
| HDA_RST_L                 | HDA_55S   | HDA     | HDA_RST_L         |
| HDA_55S                   | HDA       | HDA     | HDA_RST_L_R       |
| HDA_SDIN0                 | HDA_55S   | HDA     | HDA_SDIN0         |
| HDA_55S                   | HDA       | HDA     | HDA_SDIN_CODEC    |
| HDA_SDOUT                 | HDA_55S   | HDA     | HDA_SDOUT         |
| HDA_55S                   | HDA       | HDA     | HDA_SDOUT_R       |
| USB_EXT_A                 | USB_90D   | USB     | USB_EXT_A_P       |
| USB_90D                   | USB       | USB     | USB_EXT_A_N       |
| USB_90D                   | USB       | USB     | USB_EXT_A_MUXED_P |
| USB_90D                   | USB       | USB     | USB_EXT_A_MUXED_N |
| USB_MINI                  | USB_90D   | USB     | USB_MINI_P        |
| USB_90D                   | USB       | USB     | USB_MINI_N        |
| USB_EXTD                  | USB_90D   | USB     | USB_EXTD_P        |
| USB_90D                   | USB       | USB     | USB_EXTD_N        |
| USB_CAMERA                | USB_90D   | USB     | USB_CAMERA_P      |
| USB_90D                   | USB       | USB     | USB_CAMERA_N      |
| USB_BT                    | USB_90D   | USB     | USB_BT_P          |
| USB_90D                   | USB       | USB     | USB_BT_N          |
| USB_TPAD                  | USB_90D   | USB     | USB_TPAD_P        |
| USB_90D                   | USB       | USB     | USB_TPAD_N        |
| USB_IR                    | USB_90D   | USB     | USB_IR_P          |
| USB_90D                   | USB       | USB     | USB_IR_N          |
| USB_EXTB                  | USB_90D   | USB     | USB_EXTB_P        |
| USB_90D                   | USB       | USB     | USB_EXTB_N        |
| USB_EXCARD                | USB_90D   | USB     | USB_EXCARD_P      |
| USB_90D                   | USB       | USB     | USB_EXCARD_N      |
| USB_EXTC                  | USB_90D   | USB     | USB_EXTC_P        |
| USB_90D                   | USB       | USB     | USB_EXTC_N        |
| USB_RBIAS                 | USB_60S   |         | USB_RBIAS         |
| SMB_SB_SCL                | SMB_55S   | SMB     | SMB_CLK           |
| SMB_SB_SDA                | SMB_55S   | SMB     | SMB_DATA          |
| SMB_SB_ME_SCL             | SMB_55S   | SMB     | SMB_ME_CLK        |
| SMB_SB_ME_SDA             | SMB_55S   | SMB     | SMB_ME_DATA       |
| SPI_SCLK                  | SPI_55S   | SPI     | SPI_SCLK_R        |
| SPI_55S                   | SPI       | SPI     | SPI_SCLK          |
| SPI_55S                   | SPI       | SPI     | SPI_A_SCLK_R      |
| SPI_55S                   | SPI       | SPI     | SPI_B_SCLK_R      |
| SPI_SI                    | SPI_55S   | SPI     | SPI_SI_R          |
| SPI_55S                   | SPI       | SPI     | SPI_SI            |
| SPI_55S                   | SPI       | SPI     | SPI_A_SI_R        |
| SPI_55S                   | SPI       | SPI     | SPI_B_SI_R        |
| SPI_SO                    | SPI_55S   | SPI     | SPI_SO            |
| SPI_55S                   | SPI       | SPI     | SPI_A_SO_R        |
| SPI_55S                   | SPI       | SPI     | SPI_B_SO          |
| SPI_55S                   | SPI       | SPI     | SPI_B_SO_R        |
| SPI_CE_L0                 | SPI_55S   | SPI     | SPI_CE_R_L<0>     |
| SPI_55S                   | SPI       | SPI     | SPI_CE_L<0>       |
| SPI_CE_L1                 | SPI_55S   | SPI     | SPI_CE_R_L<1>     |
| SPI_55S                   | SPI       | SPI     | SPI_CE_L<1>       |

SB Constraints (1 of 2)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

83

OF

89

PCI Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCI_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCI              | *     | =2:1_SPACING         | ?      |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLINK_55S         | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| CLINK_12MIL       | *     | =STANDARD             | 12 MILS            | 5 MILS             | 300 MILS            | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLINK            | *     | =1.8:1_SPACING       | ?      |
| CLINK_VREF       | *     | 12 MILS              | ?      |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| ENET_100D         | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| ENET_MDI         | *     | 25 MILS              | ?      |

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE    |            |                         |
|---------------------------|-------------|------------|-------------------------|
|                           | PHYSICAL    | SPACING    |                         |
| PCI_AD                    | PCI_55S     | PCI        | PCI AD<18..0> 24 38     |
| PCI_AD19                  | PCI_55S     | PCI        | PCI AD<19> 24 38        |
| PCI_AD20                  | PCI_55S     | PCI        | PCI AD<20> 24 38        |
| PCI_AD                    | PCI_55S     | PCI        | PCI AD<31..21> 24 38    |
| PCI_AD                    | PCI_55S     | PCI        | PCI PAR 24 38           |
| PCI_C_BE_L                | PCI_55S     | PCI        | PCI C_BE_L<3..0> 24 38  |
| PCI_CNTRL                 | PCI_55S     | PCI        | PCI IRDY_L 24 38        |
| PCI_CNTRL                 | PCI_55S     | PCI        | PCI DEVSEL_L 24 38      |
| PCI_CNTRL                 | PCI_55S     | PCI        | PCI PERR_L 24 38        |
| PCI_LOCK_L                | PCI_55S     | PCI        | PCI LOCK_L 24           |
| PCI_CNTRL                 | PCI_55S     | PCI        | PCI SERR_L 24 38        |
| PCI_CNTRL                 | PCI_55S     | PCI        | PCI STOP_L 24 38        |
| PCI_CNTRL                 | PCI_55S     | PCI        | PCI TRDY_L 24 38        |
| PCI_CNTRL                 | PCI_55S     | PCI        | PCI FRAME_L 24 38       |
| PCI_FW_REQ_L              | PCI_55S     | PCI        | PCI FW_REQ_L 24 38      |
| PCI_FW_GNT_L              | PCI_55S     | PCI        | PCI FW_GNT_L 24 38      |
| PCI_REQ1_L                | PCI_55S     | PCI        | PCI REQ1_L 24           |
| PCI_GNT1_L                | PCI_55S     | PCI        | PCI GNT1_L 24           |
| PCI_REQ2_L                | PCI_55S     | PCI        | PCI REQ2_L 24           |
| PCI_GNT2_L                | PCI_55S     | PCI        | PCI GNT2_L 24           |
| INT_PIRQA_L               | PCI_55S     | PCI        | INT PIRQA_L 24          |
| INT_PIRQB_L               | PCI_55S     | PCI        | INT PIRQB_L 24          |
| INT_PIROC_L               | PCI_55S     | PCI        | INT PIROC_L 24          |
| INT_PIROD_L               | PCI_55S     | PCI        | INT PIROD_L 24 38       |
| INT_PIROE_L               | PCI_55S     | PCI        | INT PIROE_L 9 24        |
| INT_PIROF_L               | PCI_55S     | PCI        | INT PIROF_L 24          |
| PCIE_A_R2D                | PCIE_100D   | PCIE       | PCIE A_R2D_C_P 24       |
| PCIE_A_R2D                | PCIE_100D   | PCIE       | PCIE A_R2D_C_N 24       |
| PCIE_A_D2R                | PCIE_100D   | PCIE       | PCIE A_D2R_P 24         |
| PCIE_A_D2R                | PCIE_100D   | PCIE       | PCIE A_D2R_N 24         |
| PCIE_B_R2D                | PCIE_100D   | PCIE       | PCIE B_R2D_C_P 24       |
| PCIE_B_R2D                | PCIE_100D   | PCIE       | PCIE B_R2D_C_N 24       |
| PCIE_B_D2R                | PCIE_100D   | PCIE       | PCIE B_D2R_P 24         |
| PCIE_B_D2R                | PCIE_100D   | PCIE       | PCIE B_D2R_N 24         |
| PCIE_EXCARD_R2D           | PCIE_100D   | PCIE       | PCIE EXCARD_R2D_C_P 34  |
| PCIE_EXCARD_R2D           | PCIE_100D   | PCIE       | PCIE EXCARD_R2D_C_N 34  |
| PCIE_EXCARD_D2R           | PCIE_100D   | PCIE       | PCIE EXCARD_D2R_P 34    |
| PCIE_EXCARD_D2R           | PCIE_100D   | PCIE       | PCIE EXCARD_D2R_N 34    |
| PCIE_FW_R2D               | PCIE_100D   | PCIE       | PCIE FW_R2D_C_P 24      |
| PCIE_FW_R2D               | PCIE_100D   | PCIE       | PCIE FW_R2D_C_N 24      |
| PCIE_FW_D2R               | PCIE_100D   | PCIE       | PCIE FW_D2R_P 24        |
| PCIE_FW_D2R               | PCIE_100D   | PCIE       | PCIE FW_D2R_N 24        |
| PCIE_MINI_R2D             | PCIE_100D   | PCIE       | PCIE MINI_R2D_C_P 24 34 |
| PCIE_MINI_R2D             | PCIE_100D   | PCIE       | PCIE MINI_R2D_C_N 24 34 |
| PCIE_MINI_D2R             | PCIE_100D   | PCIE       | PCIE MINI_D2R_P 24 34   |
| PCIE_MINI_D2R             | PCIE_100D   | PCIE       | PCIE MINI_D2R_N 24 34   |
| GLAN_COMP                 |             |            | GLAN COMP 23            |
| CLINK_NB                  | CLINK_55S   | CLINK      | CLINK_NB_CLK 16 25      |
| CLINK_NB                  | CLINK_55S   | CLINK      | CLINK_NB_DATA 16 25     |
| CLINK_NB_RESET_L          | CLINK_55S   | CLINK      | CLINK_NB_RESET_L 16 25  |
| CLINK_WLAN                | CLINK_55S   | CLINK      | CLINK_WLAN_CLK 24       |
| CLINK_WLAN                | CLINK_55S   | CLINK      | CLINK_WLAN_DATA 24      |
| CLINK_WLAN_RESET_L        | CLINK_55S   | CLINK      | CLINK_WLAN_RESET_L 24   |
| NB_CLINK_VREF             | CLINK_12MIL | CLINK_VREF | NB CLINK_VREF 16        |
| SB_CLINK_VREF0            | CLINK_12MIL | CLINK_VREF | SB CLINK_VREF0 25       |
| SB_CLINK_VREF1            | CLINK_12MIL | CLINK_VREF | SB CLINK_VREF1 25       |
| PCIE_ENET_R2D             | PCIE_100D   | PCIE       | PCIE ENET_R2D_C_P 24 35 |
| PCIE_ENET_R2D             | PCIE_100D   | PCIE       | PCIE ENET_R2D_C_N 24 35 |
| PCIE_ENET_R2D             | PCIE_100D   | PCIE       | PCIE ENET_R2D_P 35      |
| PCIE_ENET_R2D             | PCIE_100D   | PCIE       | PCIE ENET_R2D_N 35      |
| PCIE_ENET_D2R             | PCIE_100D   | PCIE       | PCIE ENET_D2R_P 24 35   |
| PCIE_ENET_D2R             | PCIE_100D   | PCIE       | PCIE ENET_D2R_N 24 35   |
| PCIE_ENET_D2R             | PCIE_100D   | PCIE       | PCIE ENET_D2R_C_P 35    |
| PCIE_ENET_D2R             | PCIE_100D   | PCIE       | PCIE ENET_D2R_C_N 35    |
| ENET_MDI                  | ENET_100D   | ENET_MDI   | ENET MDI_P<0> 35 37     |
| ENET_100D                 | ENET_100D   | ENET_MDI   | ENET MDI_N<0> 35 37     |
| ENET_MDI                  | ENET_100D   | ENET_MDI   | ENET MDI_P<1> 35 37     |
| ENET_100D                 | ENET_100D   | ENET_MDI   | ENET MDI_N<1> 35 37     |
| ENET_MDI                  | ENET_100D   | ENET_MDI   | ENET MDI_P<2> 35 37     |
| ENET_100D                 | ENET_100D   | ENET_MDI   | ENET MDI_N<2> 35 37     |
| ENET_MDI                  | ENET_100D   | ENET_MDI   | ENET MDI_P<3> 35 37     |
| ENET_100D                 | ENET_100D   | ENET_MDI   | ENET MDI_N<3> 35 37     |

SB Constraints (2 of 2)

SYNC\_MASTER=T9\_NAME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

84

OF

89

Clock Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_FSB_100D      | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |
| CLK_PCIE_100D     | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |
| CLK_MED_55S       | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| CLK_SLOW_55S      | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_FSB          | *     | 25 MIL               | ?      |
| CLK_PCIE         | *     | 20 MIL               | ?      |
| CLK_MED          | *     | 20 MIL               | ?      |
| CLK_SLOW         | *     | 10 MIL               | ?      |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

| ELECTRICAL_CONSTRAINT_SET |               | NET_TYPE      |          |                                |          |
|---------------------------|---------------|---------------|----------|--------------------------------|----------|
|                           |               | PHYSICAL      | SPACING  |                                |          |
|                           | CK505_CPUH    | CLK_FSB_100D  | CLK_FSB  | CK505_CPU0_P                   | 29 30    |
|                           | CK505_CPUU    | CLK_FSB_100D  | CLK_FSB  | CK505_CPU0_N                   | 29 30    |
|                           | CK505_NB      | CLK_FSB_100D  | CLK_FSB  | CK505_CPU1_P                   | 29 30    |
|                           | CK505_NBH     | CLK_FSB_100D  | CLK_FSB  | CK505_CPU1_N                   | 29 30    |
|                           | CK505_ITP     | CLK_FSB_100D  | CLK_FSB  | CK505_CPU2_ITP_SRC10_P         | 29 30    |
|                           | CK505_ITP     | CLK_FSB_100D  | CLK_FSB  | CK505_CPU2_ITP_SRC10_N         | 29 30    |
|                           | CK505_PCIF0   | CLK_MED_55S   | CLK_MED  | CK505_PCIF0_CLK_ITPEN          | 29 30    |
|                           | CK505_PCIF1   | CLK_MED_55S   | CLK_MED  | CK505_PCIF1_CLK                | 29 30    |
|                           | CK505_PCI1    | CLK_MED_55S   | CLK_MED  | CK505_PCI1_CLK                 | 29 30    |
|                           | CK505_PCI2    | CLK_MED_55S   | CLK_MED  | CK505_PCI2_CLK                 | 29 30    |
|                           | CK505_PCI3    | CLK_MED_55S   | CLK_MED  | CK505_PCI3_CLK                 | 29 30    |
|                           | CK505_PCI4    | CLK_MED_55S   | CLK_MED  | CK505_PCI4_CLK                 | 29 30    |
|                           | CK505_PCI5    | CLK_MED_55S   | CLK_MED  | CK505_PCI5_CLK_FCTSEL          | 29 30    |
|                           | (CPU_BSEL0)   | CLK_MED_55S   | CLK_MED  | CK505_48M_FSA                  | 29 30    |
|                           | (CPU_BSEL2)   | CLK_MED_55S   | CLK_MED  | CK505_REF0_FSC                 | 29 30    |
|                           | CK505_DOT96   | CLK_PCIE_100D | CLK_PCIE | CK505_DOT96_27M_P              | 29 30    |
|                           | CK505_DOT96   | CLK_PCIE_100D | CLK_PCIE | CK505_DOT96_27M_N              | 29 30    |
|                           | CK505_LVDS    | CLK_PCIE_100D | CLK_PCIE | CK505_LVDS_P                   | 29 30    |
|                           | CK505_LVDS    | CLK_PCIE_100D | CLK_PCIE | CK505_LVDS_N                   | 29 30    |
|                           | CK505_SRC1    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC1_P                   | 29 30    |
|                           | CK505_SRC1    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC1_N                   | 29 30    |
|                           | CK505_SRC2    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC2_P                   | 29 30    |
|                           | CK505_SRC2    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC2_N                   | 29 30    |
|                           | CK505_SRC3    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC3_P                   | 29 30    |
|                           | CK505_SRC3    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC3_N                   | 29 30    |
|                           | CK505_SRC4    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC4_P                   | 29 30    |
|                           | CK505_SRC4    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC4_N                   | 29 30    |
|                           | CK505_SRC5    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC5_P                   | 29 30    |
|                           | CK505_SRC5    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC5_N                   | 29 30    |
|                           | CK505_SRC6    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC6_P                   | 29 30    |
|                           | CK505_SRC6    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC6_N                   | 29 30    |
|                           | CK505_SRC7    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC7_P                   | 29 30    |
|                           | CK505_SRC7    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC7_N                   | 29 30    |
|                           | CK505_SRC8    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC8_P                   | 29 30    |
|                           | CK505_SRC8    | CLK_PCIE_100D | CLK_PCIE | CK505_SRC8_N                   | 29 30    |
|                           | (CK505_CPU)   | CLK_FSB_100D  | CLK_FSB  | FSB_CLK_CPU_P                  | 10 30    |
|                           | (CK505_CPU)   | CLK_FSB_100D  | CLK_FSB  | FSB_CLK_CPU_N                  | 10 30    |
|                           | (CK505_NB)    | CLK_FSB_100D  | CLK_FSB  | FSB_CLK_NB_P                   | 7 14 30  |
|                           | (CK505_NB)    | CLK_FSB_100D  | CLK_FSB  | FSB_CLK_NB_N                   | 7 14 30  |
|                           | (CK505_ITP)   | CLK_FSB_100D  | CLK_FSB  | XDP_CLK_P                      | 13 30 80 |
|                           | (CK505_ITP)   | CLK_FSB_100D  | CLK_FSB  | XDP_CLK_N                      | 13 30 80 |
|                           | (CK505_PCIF0) | CLK_MED_55S   | CLK_MED  | PCI_CLK33M_LPCPLUS             | 7 30 47  |
|                           | (CK505_PCIF1) | CLK_MED_55S   | CLK_MED  | PCI_CLK33M_SB                  | 24 30    |
|                           | (CK505_PCI1)  | CLK_MED_55S   | CLK_MED  | PCI_CLK33M_FW                  | 30 38    |
|                           | (CK505_PCI2)  | CLK_MED_55S   | CLK_MED  | PCI_CLK33M_TPM                 | 30 45    |
|                           | (CK505_PCI3)  | CLK_MED_55S   | CLK_MED  | PCI_CLK33M_SMC                 | 30 45    |
|                           | (CPU_BSEL0)   | CLK_MED_55S   | CLK_MED  | SB_CLK48M_USBCTLR              | 25 30    |
|                           | (CPU_BSEL2)   | CLK_MED_55S   | CLK_MED  | SB_CLK14P3M_TIMER              | 25 30    |
|                           | (CPU_BSEL0)   | CLK_MED_55S   | CLK_MED  | CK505_FSA                      | 30       |
|                           | (CPU_BSEL2)   | CLK_MED_55S   | CLK_MED  | CK505_FSC                      | 30       |
|                           | (CK505_DOT96) | CRT_50S       | GND      | NB_CLK96M_DOT_P                |          |
|                           | (CK505_DOT96) | CRT_50S       | GND      | NB_CLK96M_DOT_N                |          |
|                           | (CK505_LVDS)  | CRT_50S       | GND      | NB_CLK100M_DPLLSS_P            |          |
|                           | (CK505_LVDS)  | CRT_50S       | GND      | NB_CLK100M_DPLLSS_N            |          |
|                           | CK505_SRC1    | CLK_PCIE_100D | CLK_PCIE | PEG_CLK100M_P                  | 9        |
|                           | CK505_SRC1    | CLK_PCIE_100D | CLK_PCIE | PEG_CLK100M_N                  | 9        |
|                           | CK505_SRC2    | CLK_PCIE_100D | CLK_PCIE | SB_CLK100M_DMI_P               | 24 30    |
|                           | CK505_SRC2    | CLK_PCIE_100D | CLK_PCIE | SB_CLK100M_DMI_N               | 24 30    |
|                           | CK505_SRC3    | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_EXCARD_P          | 30 34    |
|                           | CK505_SRC3    | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_EXCARD_N          | 30 34    |
|                           | CK505_SRC4    | CLK_PCIE_100D | CLK_PCIE | SB_CLK100M_SATA_P              | 23 30    |
|                           | CK505_SRC4    | CLK_PCIE_100D | CLK_PCIE | SB_CLK100M_SATA_N              | 23 30    |
|                           | CK505_SRC5    | CLK_PCIE_100D | CLK_PCIE | NB_CLK100M_PCIE_P              | 7 16 30  |
|                           | CK505_SRC5    | CLK_PCIE_100D | CLK_PCIE | NB_CLK100M_PCIE_N              | 7 16 30  |
|                           | CK505_SRC6    | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_MINI_P            | 30 34    |
|                           | CK505_SRC6    | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_MINI_N            | 30 34    |
|                           | (CK505_SRC8)  | CLK_PCIE_100D | CLK_PCIE | CK505 SRC7 is project-specific |          |
|                           | (CK505_SRC8)  | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_ENET_P            | 30 35    |
|                           | (CK505_SRC8)  | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_ENET_N            | 30 35    |

SMC SMBus Net Properties

| ELECTRICAL_CONSTRAINT_SET |                    | NET_TYPE |         |                    |    |
|---------------------------|--------------------|----------|---------|--------------------|----|
|                           |                    | PHYSICAL | SPACING |                    |    |
|                           | SMBUS_SMC_A_S3_SCL | SMB_55S  | SMB     | SMBUS_SMC_A_S3_SCL | 48 |
|                           | SMBUS_SMC_A_S3_SDA | SMB_55S  | SMB     | SMBUS_SMC_A_S3_SDA | 48 |
|                           | SMBUS_SMC_B_S0_SCL | SMB_55S  | SMB     | SMBUS_SMC_B_S0_SCL | 48 |
|                           | SMBUS_SMC_B_S0_SDA | SMB_55S  | SMB     | SMBUS_SMC_B_S0_SDA | 48 |
|                           | SMBUS_SMC_0_S0_SCL | SMB_55S  | SMB     | SMBUS_SMC_0_S0_SCL | 48 |
|                           | SMBUS_SMC_0_S0_SDA | SMB_55S  | SMB     | SMBUS_SMC_0_S0_SDA | 48 |
|                           | SMBUS_SMC_BSA_SCL  | SMB_55S  | SMB     | SMBUS_SMC_BSA_SCL  | 48 |
|                           | SMBUS_SMC_BSA_SDA  | SMB_55S  | SMB     | SMBUS_SMC_BSA_SDA  | 48 |
|                           | SMBUS_SMC_MGMT_SCL | SMB_55S  | SMB     | SMBUS_SMC_MGMT_SCL | 48 |
|                           | SMBUS_SMC_MGMT_SDA | SMB_55S  | SMB     | SMBUS_SMC_MGMT_SDA | 48 |

Clock & SMC Constraints

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

85

OF

89

D

C

B

A

D

C

B

A

FireWire Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FW_55S            | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |
| FW_110D           | *     | =110_OHM_DIFF         | =110_OHM_DIFF      | =110_OHM_DIFF      | =110_OHM_DIFF       | =110_OHM_DIFF        | =110_OHM_DIFF     |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FW               | *     | =2:1_SPACING         | ?      |
| FW_TP            | *     | =3:1_SPACING         | ?      |

FireWire Net Properties

| ELECTRICAL_CONSTRAINT_SET                    | NET_TYPE    |         |                       |
|----------------------------------------------|-------------|---------|-----------------------|
|                                              | PHYSICAL    | SPACING |                       |
| <input type="checkbox"/> FW_D_CTL            | FW_55S      | FW      | FW LINK<7..0>         |
| <input type="checkbox"/> FW_D_CTL            | FW_55S      | FW      | FW CTL<1..0>          |
| <input type="checkbox"/> FW_L_CLK            | CLK_MED_55S | CLK_MED | CLKFW LINK LCLK       |
| <input type="checkbox"/> FW_L_CLK            | CLK_MED_55S | CLK_MED | CLKFW PHY LCLK 38 39  |
| <input type="checkbox"/> FW_P_CLK            | CLK_MED_55S | CLK_MED | CLKFW LINK PCLK 38 39 |
| <input type="checkbox"/> FW_P_CLK            | CLK_MED_55S | CLK_MED | CLKFW PHY PCLK        |
| <input type="checkbox"/> FW_LKON             | FW_55S      | FW      | FW LKON               |
| <input type="checkbox"/> FW_LKON             | FW_55S      | FW      | FW LKON R             |
| <input type="checkbox"/> FW_LPS              | FW_55S      | FW      | FW LPS 38 39          |
| <input type="checkbox"/> FW_LREQ             | FW_55S      | FW      | FW LREQ 38 39         |
| <input type="checkbox"/> FW_PINT             | FW_55S      | FW      | FW PINT 38 39         |
| <input type="checkbox"/> FWPHY_CLK98P304M_XI | CLK_MED_55S | CLK_MED | CLK98P304M FW XI R    |
| <input type="checkbox"/> FWPHY_CLK98P304M_XI | CLK_MED_55S | CLK_MED | CLK98P304M FW XI      |
| <input type="checkbox"/> FW_0_TPA            | FW_110D     | FW_TP   | FW 0 TPA P 39 41      |
| <input type="checkbox"/> FW_0_TPA            | FW_110D     | FW_TP   | FW 0 TPA N 39 41      |
| <input type="checkbox"/> FW_0_TPB            | FW_110D     | FW_TP   | FW 0 TPB P 39 41      |
| <input type="checkbox"/> FW_0_TPB            | FW_110D     | FW_TP   | FW 0 TPB N 39 41      |
| <input type="checkbox"/> FW_1_TPA            | FW_110D     | FW_TP   | FW 1 TPA P 39 41      |
| <input type="checkbox"/> FW_1_TPA            | FW_110D     | FW_TP   | FW 1 TPA N 39 41      |
| <input type="checkbox"/> FW_1_TPB            | FW_110D     | FW_TP   | FW 1 TPB P 39 41      |
| <input type="checkbox"/> FW_1_TPB            | FW_110D     | FW_TP   | FW 1 TPB N 39 41      |
| Port 2 Not Used                              |             |         |                       |

FireWire Constraints

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

86

OF

89



GDDR3 Frame Buffer Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| GDDR3_40R55SE     | *     | =55_OHM_SE            | =40_OHM_SE         | =55_OHM_SE         | 12.7 MM             | =STANDARD            | =STANDARD         |
| GDDR3_46SE        | *     | =46_OHM_SE            | =46_OHM_SE         | =46_OHM_SE         | =46_OHM_SE          | =STANDARD            | =STANDARD         |
| GDDR3_80D         | *     | =80_OHM_DIFF          | =80_OHM_DIFF       | =80_OHM_DIFF       | =80_OHM_DIFF        | =80_OHM_DIFF         | =80_OHM_DIFF      |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| GDDR3_CLK        | *     | =2.5:1_SPACING       | ?      |
| GDDR3_CMD        | *     | =2.5:1_SPACING       | ?      |
| GDDR3_DATA       | *     | =2.5:1_SPACING       | ?      |
| GDDR3_DQS        | *     | =2.5:1_SPACING       | ?      |

Video Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TMDS_100D         | *     | =100_OHM_DIFF         | =100_OHM_DIFF      | =100_OHM_DIFF      | =100_OHM_DIFF       | =100_OHM_DIFF        | =100_OHM_DIFF     |
| VGA_50S           | *     | =50_OHM_SE            | =50_OHM_SE         | =50_OHM_SE         | =50_OHM_SE          | =STANDARD            | =STANDARD         |
| VGA_55S           | *     | =55_OHM_SE            | =55_OHM_SE         | =55_OHM_SE         | =55_OHM_SE          | =STANDARD            | =STANDARD         |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TMDS             | *     | 20 MIL               | ?      |
| VGA              | *     | 20 MIL               | ?      |
| VGA_SYNC         | *     | 20 MIL               | ?      |

GDDR3 FB A/B Net Properties

| NET_TYPE                  |               |            |                 |          |
|---------------------------|---------------|------------|-----------------|----------|
| ELECTRICAL_CONSTRAINT_SET | PHYSICAL      | SPACING    |                 |          |
| FB_A_CLK_P                | GDDR3_80D     | GDDR3_CLK  | FB A CLK P<0>   | 67 68 75 |
|                           | GDDR3_80D     | GDDR3_CLK  | FB A CLK N<0>   | 67 68 75 |
| FB_B_CLK_P                | GDDR3_80D     | GDDR3_CLK  | FB A CLK P<1>   | 67 68 75 |
|                           | GDDR3_80D     | GDDR3_CLK  | FB A CLK N<1>   | 67 68 75 |
| FB_AB_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB A MA<1..0>   | 67 68 75 |
| FB_AB_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB A MA<11..6>  | 67 68 75 |
| FB_AB_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB A BA<2..0>   | 67 68 75 |
| FB_AB_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB A RAS_L      | 67 68 75 |
| FB_AB_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB A CAS_L      | 67 68 75 |
| FB_AB_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB A WE_L       | 67 68 75 |
| FB_AB_CMD_PD              | GDDR3_40R55SE | GDDR3_CMD  | FB A CKE        | 67 68 75 |
| FB_AB_CS0                 | GDDR3_40R55SE | GDDR3_CMD  | FB A CS0_L      | 67 68 75 |
| FB_AB_CMD_PD              | GDDR3_40R55SE | GDDR3_CMD  | FB A DRAM_RST   | 67 68 75 |
| FB_A_CMD                  | GDDR3_46SE    | GDDR3_CMD  | FB A LMA<5..2>  | 67 68 75 |
| FB_B_CMD                  | GDDR3_46SE    | GDDR3_CMD  | FB A UMA<5..2>  | 67 68 75 |
| FB_A_WDQS0                | GDDR3_46SE    | GDDR3_DQS  | FB A WDQS<0>    | 67 68 75 |
| FB_A_WDQS1                | GDDR3_46SE    | GDDR3_DQS  | FB A WDQS<1>    | 67 68 75 |
| FB_A_WDQS2                | GDDR3_46SE    | GDDR3_DQS  | FB A WDQS<2>    | 67 68 75 |
| FB_A_WDQS3                | GDDR3_46SE    | GDDR3_DQS  | FB A WDQS<3>    | 67 68 75 |
| FB_A_RDQS0                | GDDR3_46SE    | GDDR3_DQS  | FB A RDQS<0>    | 67 68 75 |
| FB_A_RDQS1                | GDDR3_46SE    | GDDR3_DQS  | FB A RDQS<1>    | 67 68 75 |
| FB_A_RDQS2                | GDDR3_46SE    | GDDR3_DQS  | FB A RDQS<2>    | 67 68 75 |
| FB_A_RDQS3                | GDDR3_46SE    | GDDR3_DQS  | FB A RDQS<3>    | 67 68 75 |
| FB_A_DQ_BYTE0             | GDDR3_46SE    | GDDR3_DATA | FB A DQ<7..0>   | 67 68 75 |
| FB_A_DQ_BYTE1             | GDDR3_46SE    | GDDR3_DATA | FB A DQ<15..8>  | 67 68 75 |
| FB_A_DQ_BYTE2             | GDDR3_46SE    | GDDR3_DATA | FB A DQ<23..16> | 67 68 75 |
| FB_A_DQ_BYTE3             | GDDR3_46SE    | GDDR3_DATA | FB A DQ<31..24> | 67 68 75 |
| FB_A_DQM0                 | GDDR3_46SE    | GDDR3_DATA | FB A DQM_L<0>   | 67 68 75 |
| FB_A_DQM1                 | GDDR3_46SE    | GDDR3_DATA | FB A DQM_L<1>   | 67 68 75 |
| FB_A_DQM2                 | GDDR3_46SE    | GDDR3_DATA | FB A DQM_L<2>   | 67 68 75 |
| FB_A_DQM3                 | GDDR3_46SE    | GDDR3_DATA | FB A DQM_L<3>   | 67 68 75 |
| FB_B_WDQS0                | GDDR3_46SE    | GDDR3_DQS  | FB A WDQS<4>    | 67 68 75 |
| FB_B_WDQS1                | GDDR3_46SE    | GDDR3_DQS  | FB A WDQS<5>    | 67 68 75 |
| FB_B_WDQS2                | GDDR3_46SE    | GDDR3_DQS  | FB A WDQS<6>    | 67 68 75 |
| FB_B_WDQS3                | GDDR3_46SE    | GDDR3_DQS  | FB A WDQS<7>    | 67 68 75 |
| FB_B_RDQS0                | GDDR3_46SE    | GDDR3_DQS  | FB A RDQS<4>    | 67 68 75 |
| FB_B_RDQS1                | GDDR3_46SE    | GDDR3_DQS  | FB A RDQS<5>    | 67 68 75 |
| FB_B_RDQS2                | GDDR3_46SE    | GDDR3_DQS  | FB A RDQS<6>    | 67 68 75 |
| FB_B_RDQS3                | GDDR3_46SE    | GDDR3_DQS  | FB A RDQS<7>    | 67 68 75 |
| FB_B_DQ_BYTE0             | GDDR3_46SE    | GDDR3_DATA | FB A DQ<39..32> | 67 68 75 |
| FB_B_DQ_BYTE1             | GDDR3_46SE    | GDDR3_DATA | FB A DQ<47..40> | 67 68 75 |
| FB_B_DQ_BYTE2             | GDDR3_46SE    | GDDR3_DATA | FB A DQ<55..48> | 67 68 75 |
| FB_B_DQ_BYTE3             | GDDR3_46SE    | GDDR3_DATA | FB A DQ<63..56> | 67 68 75 |
| FB_B_DQM0                 | GDDR3_46SE    | GDDR3_DATA | FB A DQM_L<4>   | 67 68 75 |
| FB_B_DQM1                 | GDDR3_46SE    | GDDR3_DATA | FB A DQM_L<5>   | 67 68 75 |
| FB_B_DQM2                 | GDDR3_46SE    | GDDR3_DATA | FB A DQM_L<6>   | 67 68 75 |
| FB_B_DQM3                 | GDDR3_46SE    | GDDR3_DATA | FB A DQM_L<7>   | 67 68 75 |

GDDR3 FB C/D Net Properties

| NET_TYPE                  |               |            |                 |          |
|---------------------------|---------------|------------|-----------------|----------|
| ELECTRICAL_CONSTRAINT_SET | PHYSICAL      | SPACING    |                 |          |
| FB_C_CLK_P                | GDDR3_80D     | GDDR3_CLK  | FB B CLK P<0>   | 67 69 76 |
|                           | GDDR3_80D     | GDDR3_CLK  | FB B CLK N<0>   | 67 69 76 |
| FB_D_CLK_P                | GDDR3_80D     | GDDR3_CLK  | FB B CLK P<1>   | 67 69 76 |
|                           | GDDR3_80D     | GDDR3_CLK  | FB B CLK N<1>   | 67 69 76 |
| FB_CD_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB B MA<1..0>   | 67 69 76 |
| FB_CD_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB B MA<11..6>  | 67 69 76 |
| FB_CD_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB B BA<2..0>   | 67 69 76 |
| FB_CD_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB B RAS_L      | 67 69 76 |
| FB_CD_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB B CAS_L      | 67 69 76 |
| FB_CD_CMD                 | GDDR3_40R55SE | GDDR3_CMD  | FB B WE_L       | 67 69 76 |
| FB_CD_CMD_PD              | GDDR3_40R55SE | GDDR3_CMD  | FB B CKE        | 67 69 76 |
| FB_CD_CS0                 | GDDR3_40R55SE | GDDR3_CMD  | FB B CS0_L      | 67 69 76 |
| FB_CD_CMD_PD              | GDDR3_40R55SE | GDDR3_CMD  | FB B DRAM_RST   | 67 69 76 |
| FB_C_CMD                  | GDDR3_46SE    | GDDR3_CMD  | FB B LMA<5..2>  | 67 69 76 |
| FB_D_CMD                  | GDDR3_46SE    | GDDR3_CMD  | FB B UMA<5..2>  | 67 69 76 |
| FB_C_WDQS0                | GDDR3_46SE    | GDDR3_DQS  | FB B WDQS<0>    | 67 69 76 |
| FB_C_WDQS1                | GDDR3_46SE    | GDDR3_DQS  | FB B WDQS<1>    | 67 69 76 |
| FB_C_WDQS2                | GDDR3_46SE    | GDDR3_DQS  | FB B WDQS<2>    | 67 69 76 |
| FB_C_WDQS3                | GDDR3_46SE    | GDDR3_DQS  | FB B WDQS<3>    | 67 69 76 |
| FB_C_RDQS0                | GDDR3_46SE    | GDDR3_DQS  | FB B RDQS<0>    | 67 69 76 |
| FB_C_RDQS1                | GDDR3_46SE    | GDDR3_DQS  | FB B RDQS<1>    | 67 69 76 |
| FB_C_RDQS2                | GDDR3_46SE    | GDDR3_DQS  | FB B RDQS<2>    | 67 69 76 |
| FB_C_RDQS3                | GDDR3_46SE    | GDDR3_DQS  | FB B RDQS<3>    | 67 69 76 |
| FB_C_DQ_BYTE0             | GDDR3_46SE    | GDDR3_DATA | FB B DQ<7..0>   | 67 69 76 |
| FB_C_DQ_BYTE1             | GDDR3_46SE    | GDDR3_DATA | FB B DQ<15..8>  | 67 69 76 |
| FB_C_DQ_BYTE2             | GDDR3_46SE    | GDDR3_DATA | FB B DQ<23..16> | 67 69 76 |
| FB_C_DQ_BYTE3             | GDDR3_46SE    | GDDR3_DATA | FB B DQ<31..24> | 67 69 76 |
| FB_C_DQM0                 | GDDR3_46SE    | GDDR3_DATA | FB B DQM_L<0>   | 67 69 76 |
| FB_C_DQM1                 | GDDR3_46SE    | GDDR3_DATA | FB B DQM_L<1>   | 67 69 76 |
| FB_C_DQM2                 | GDDR3_46SE    | GDDR3_DATA | FB B DQM_L<2>   | 67 69 76 |
| FB_C_DQM3                 | GDDR3_46SE    | GDDR3_DATA | FB B DQM_L<3>   | 67 69 76 |
| FB_D_WDQS0                | GDDR3_46SE    | GDDR3_DQS  | FB B WDQS<4>    | 67 69 76 |
| FB_D_WDQS1                | GDDR3_46SE    | GDDR3_DQS  | FB B WDQS<5>    | 67 69 76 |
| FB_D_WDQS2                | GDDR3_46SE    | GDDR3_DQS  | FB B WDQS<6>    | 67 69 76 |
| FB_D_WDQS3                | GDDR3_46SE    | GDDR3_DQS  | FB B WDQS<7>    | 67 69 76 |
| FB_D_RDQS0                | GDDR3_46SE    | GDDR3_DQS  | FB B RDQS<4>    | 67 69 76 |
| FB_D_RDQS1                | GDDR3_46SE    | GDDR3_DQS  | FB B RDQS<5>    | 67 69 76 |
| FB_D_RDQS2                | GDDR3_46SE    | GDDR3_DQS  | FB B RDQS<6>    | 67 69 76 |
| FB_D_RDQS3                | GDDR3_46SE    | GDDR3_DQS  | FB B RDQS<7>    | 67 69 76 |
| FB_D_DQ_BYTE0             | GDDR3_46SE    | GDDR3_DATA | FB B DQ<39..32> | 67 69 76 |
| FB_D_DQ_BYTE1             | GDDR3_46SE    | GDDR3_DATA | FB B DQ<47..40> | 67 69 76 |
| FB_D_DQ_BYTE2             | GDDR3_46SE    | GDDR3_DATA | FB B DQ<55..48> | 67 69 76 |
| FB_D_DQ_BYTE3             | GDDR3_46SE    | GDDR3_DATA | FB B DQ<63..56> | 67 69 76 |
| FB_D_DQM0                 | GDDR3_46SE    | GDDR3_DATA | FB B DQM_L<4>   | 67 69 76 |
| FB_D_DQM1                 | GDDR3_46SE    | GDDR3_DATA | FB B DQM_L<5>   | 67 69 76 |
| FB_D_DQM2                 | GDDR3_46SE    | GDDR3_DATA | FB B DQM_L<6>   | 67 69 76 |
| FB_D_DQM3                 | GDDR3_46SE    | GDDR3_DATA | FB B DQM_L<7>   | 67 69 76 |

G84M Net Properties

| NET_TYPE                  |              |          |                     |       |
|---------------------------|--------------|----------|---------------------|-------|
| ELECTRICAL_CONSTRAINT_SET | PHYSICAL     | SPACING  |                     |       |
| (CK505_DOT96)             | CLK_SLOW_55S | CLK_SLOW | GPU_CLK27M          | 71 72 |
| CK505_CLK27MSS            | CLK_SLOW_55S | CLK_SLOW | GPU_CLK27M_SS       | 71 72 |
| LVDS_L_CLK                | LVDS_100D    | LVDS     | LVDS_L_CLK_P        | 72 74 |
|                           | LVDS_100D    | LVDS     | LVDS_L_CLK_N        | 72 74 |
| LVDS_L_DATA               | LVDS_100D    | LVDS     | LVDS_L_DATA_P<2..0> | 72 74 |
|                           | LVDS_100D    | LVDS     | LVDS_L_DATA_N<2..0> | 72 74 |
|                           | LVDS_100D    | LVDS     | LVDS_L_DATA_P<3>    | 71 72 |
|                           | LVDS_100D    | LVDS     | LVDS_L_DATA_N<3>    | 71 72 |
| LVDS_U_CLK                | LVDS_100D    | LVDS     | LVDS_U_CLK_P        | 72 74 |
|                           | LVDS_100D    | LVDS     | LVDS_U_CLK_N        | 72 74 |
| LVDS_U_DATA               | LVDS_100D    | LVDS     | LVDS_U_DATA_P<2..0> | 72 74 |
|                           | LVDS_100D    | LVDS     | LVDS_U_DATA_N<2..0> | 72 74 |
|                           | LVDS_100D    | LVDS     | LVDS_U_DATA_P<3>    | 71 72 |
|                           | LVDS_100D    | LVDS     | LVDS_U_DATA_N<3>    | 71 72 |
| TMDS_CLK                  | TMDS_100D    | TMDS     | TMDS_CLK_P          | 72 78 |
| TMDS_CLK                  | TMDS_100D    | TMDS     | TMDS_CLK_N          | 72 78 |
| TMDS_DATA                 | TMDS_100D    | TMDS     | TMDS_DATA_P<5..0>   | 72 78 |
| TMDS_DATA                 | TMDS_100D    | TMDS     | TMDS_DATA_N<5..0>   | 72 78 |
| VGA_B_TV_C                | VGA_50S      | VGA      | GPU_TV_C_VGA_R      | 71 78 |
| VGA_G_TV_Y                | VGA_50S      | VGA      | GPU_TV_Y_VGA_G      | 71 78 |
| VGA_B_TV_COMP             | VGA_50S      | VGA      | GPU_TV_COMP_VGA_B   | 71 78 |
|                           | VGA_50S      | VGA      | GPU_VGA_R           | 71 72 |
|                           | VGA_50S      | VGA      | GPU_VGA_G           | 71 72 |
|                           | VGA_50S      | VGA      | GPU_VGA_B           | 71 72 |
|                           | VGA_50S      | VGA      | GPU_TV_C            | 71 72 |
|                           | VGA_50S      | VGA      | GPU_TV_Y            | 71 72 |
|                           | VGA_50S      | VGA      | GPU_TV_COMP         | 71 72 |
| VGA_SYNC                  | VGA_55S      | VGA_SYNC | GPU_VGA_HSYNC       | 72 78 |
| VGA_SYNC                  | VGA_55S      | VGA_SYNC | GPU_VGA_VSYNC       | 72 78 |

GPU (G84M) Constraints

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

87

OF

89



|                                                                           |  |             |                       |                    |  |                    |  |                     |  |                      |  |                         |  |                 |  |
|---------------------------------------------------------------------------|--|-------------|-----------------------|--------------------|--|--------------------|--|---------------------|--|----------------------|--|-------------------------|--|-----------------|--|
| 8                                                                         |  | 7           |                       | 6                  |  | 5                  |  | 4                   |  | 3                    |  | 2                       |  | 1               |  |
| M75 Board-Specific Spacing & Physical Constraints                         |  |             |                       |                    |  |                    |  |                     |  |                      |  |                         |  |                 |  |
| BOARD LAYERS                                                              |  |             |                       |                    |  |                    |  | BOARD AREAS         |  |                      |  | BOARD UNITS (MIL or MM) |  | ALLEGRO VERSION |  |
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM |  |             |                       |                    |  |                    |  | NO_TYPE, BGA        |  |                      |  | MM                      |  | 15.5.1          |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| DEFAULT                                                                   |  | *           | Y                     | =55_OHM_SE         |  | =55_OHM_SE         |  | 30 MM               |  | 0 MM                 |  | 0 MM                    |  |                 |  |
| STANDARD                                                                  |  | *           | Y                     | =DEFAULT           |  | =DEFAULT           |  | 12.7 MM             |  | =DEFAULT             |  | =DEFAULT                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 55_OHM_SE                                                                 |  | TOP, BOTTOM | Y                     | 0.100 MM           |  | 0.100 MM           |  |                     |  |                      |  |                         |  |                 |  |
| 55_OHM_SE                                                                 |  | ISL2, ISL11 | Y                     | 0.250 MM           |  | 0.076 MM           |  |                     |  |                      |  |                         |  |                 |  |
| 55_OHM_SE                                                                 |  | *           | Y                     | 0.076 MM           |  | 0.076 MM           |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 50_OHM_SE                                                                 |  | TOP, BOTTOM | Y                     | 0.125 MM           |  | 0.125 MM           |  |                     |  |                      |  |                         |  |                 |  |
| 50_OHM_SE                                                                 |  | *           | Y                     | 0.090 MM           |  | 0.090 MM           |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 46_OHM_SE                                                                 |  | TOP, BOTTOM | Y                     | 0.126 MM           |  | 0.126 MM           |  |                     |  |                      |  |                         |  |                 |  |
| 46_OHM_SE                                                                 |  | *           | Y                     | 0.100 MM           |  | 0.100 MM           |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 45_OHM_SE                                                                 |  | TOP, BOTTOM | Y                     | 0.150 MM           |  | 0.150 MM           |  |                     |  |                      |  |                         |  |                 |  |
| 45_OHM_SE                                                                 |  | *           | Y                     | 0.105 MM           |  | 0.105 MM           |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 40_OHM_SE                                                                 |  | TOP, BOTTOM | Y                     | 0.185 MM           |  | 0.185 MM           |  |                     |  |                      |  |                         |  |                 |  |
| 40_OHM_SE                                                                 |  | *           | Y                     | 0.131 MM           |  | 0.131 MM           |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 27P4_OHM_SE                                                               |  | TOP, BOTTOM | Y                     | 0.335 MM           |  | 0.335 MM           |  |                     |  |                      |  |                         |  |                 |  |
| 27P4_OHM_SE                                                               |  | *           | Y                     | 0.240 MM           |  | 0.240 MM           |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 70_OHM_DIFF                                                               |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 70_OHM_DIFF                                                               |  | ISL3, ISL4  | Y                     | 0.149 MM           |  | 0.149 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 70_OHM_DIFF                                                               |  | ISL9, ISL10 | Y                     | 0.149 MM           |  | 0.149 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 70_OHM_DIFF                                                               |  | ISL2, ISL11 | Y                     | 0.185 MM           |  | 0.185 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 70_OHM_DIFF                                                               |  | TOP, BOTTOM | Y                     | 0.185 MM           |  | 0.185 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 80_OHM_DIFF                                                               |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 80_OHM_DIFF                                                               |  | ISL3, ISL4  | Y                     | 0.115 MM           |  | 0.115 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 80_OHM_DIFF                                                               |  | ISL9, ISL10 | Y                     | 0.115 MM           |  | 0.115 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 80_OHM_DIFF                                                               |  | ISL2, ISL11 | Y                     | 0.140 MM           |  | 0.140 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 80_OHM_DIFF                                                               |  | TOP, BOTTOM | Y                     | 0.140 MM           |  | 0.140 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 85_OHM_DIFF                                                               |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 85_OHM_DIFF                                                               |  | ISL3, ISL4  | Y                     | 0.101 MM           |  | 0.101 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 85_OHM_DIFF                                                               |  | ISL9, ISL10 | Y                     | 0.101 MM           |  | 0.101 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 85_OHM_DIFF                                                               |  | ISL2, ISL11 | Y                     | 0.125 MM           |  | 0.125 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 85_OHM_DIFF                                                               |  | TOP, BOTTOM | Y                     | 0.125 MM           |  | 0.125 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 90_OHM_DIFF                                                               |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 90_OHM_DIFF                                                               |  | ISL3, ISL4  | Y                     | 0.102 MM           |  | 0.102 MM           |  |                     |  | 0.220 MM             |  | 0.220 MM                |  |                 |  |
| 90_OHM_DIFF                                                               |  | ISL9, ISL10 | Y                     | 0.102 MM           |  | 0.102 MM           |  |                     |  | 0.220 MM             |  | 0.220 MM                |  |                 |  |
| 90_OHM_DIFF                                                               |  | ISL2, ISL11 | Y                     | 0.130 MM           |  | 0.130 MM           |  |                     |  | 0.220 MM             |  | 0.220 MM                |  |                 |  |
| 90_OHM_DIFF                                                               |  | TOP, BOTTOM | Y                     | 0.130 MM           |  | 0.130 MM           |  |                     |  | 0.220 MM             |  | 0.220 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF                                                              |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF                                                              |  | ISL3, ISL4  | Y                     | 0.080 MM           |  | 0.080 MM           |  |                     |  | 0.200 MM             |  | 0.200 MM                |  |                 |  |
| 100_OHM_DIFF                                                              |  | ISL9, ISL10 | Y                     | 0.080 MM           |  | 0.080 MM           |  |                     |  | 0.200 MM             |  | 0.200 MM                |  |                 |  |
| 100_OHM_DIFF                                                              |  | ISL2, ISL11 | Y                     | 0.099 MM           |  | 0.099 MM           |  |                     |  | 0.200 MM             |  | 0.200 MM                |  |                 |  |
| 100_OHM_DIFF                                                              |  | TOP, BOTTOM | Y                     | 0.099 MM           |  | 0.099 MM           |  |                     |  | 0.200 MM             |  | 0.200 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 110_OHM_DIFF                                                              |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 110_OHM_DIFF                                                              |  | ISL3, ISL4  | Y                     | 0.077 MM           |  | 0.077 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 110_OHM_DIFF                                                              |  | ISL9, ISL10 | Y                     | 0.077 MM           |  | 0.077 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 110_OHM_DIFF                                                              |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 110_OHM_DIFF                                                              |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.080 MM           |  | 0.080 MM           |  |                     |  | 0.200 MM             |  | 0.200 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.080 MM           |  | 0.080 MM           |  |                     |  | 0.200 MM             |  | 0.200 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.099 MM           |  | 0.099 MM           |  |                     |  | 0.200 MM             |  | 0.200 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.099 MM           |  | 0.099 MM           |  |                     |  | 0.200 MM             |  | 0.200 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL2, ISL11 | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | TOP, BOTTOM | Y                     | 0.089 MM           |  | 0.089 MM           |  |                     |  | 0.330 MM             |  | 0.330 MM                |  |                 |  |
| PHYSICAL_RULE_SET                                                         |  | LAYER       | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH |  | MINIMUM NECK WIDTH |  | MAXIMUM NECK LENGTH |  | DIFFPAIR PRIMARY GAP |  | DIFFPAIR NECK GAP       |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | *           | N                     | =STANDARD          |  | =STANDARD          |  | =STANDARD           |  | =STANDARD            |  | =STANDARD               |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL3, ISL4  | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  | 0.125 MM                |  |                 |  |
| 100_OHM_DIFF_BGA                                                          |  | ISL9, ISL10 | Y                     | 0.075 MM           |  | 0.075 MM           |  |                     |  | 0.125 MM             |  |                         |  |                 |  |