

SCHEM, MLB, M96
EVT
08/01/2008

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

| REV | ZONE | ECN | DESCRIPTION OF CHANGE | CK APPD DATE | ENG APPD DATE |
|-----|------|-----|-----------------------|-----------------|------------------|
| | | | | | |



| Page | Contents | Sync |
|------|--------------------------------|------------|
| 1 | Table of Contents | N/A |
| 2 | System Block Diagram | WFERRY-WF |
| 3 | Power Block Diagram | POWER |
| 4 | CONFIGURATION OPTIONS | (N/A) |
| 5 | Acoustic Cap BOM Config Tables | N/A |
| 6 | Functional Test and No-Tests | (MASTER) |
| 7 | Power Aliases | WFERRY |
| 8 | SIGNAL ALIAS /RESET | (MASTER) |
| 9 | CPU FSB | M97 |
| 10 | CPU Power & Ground | (MASTER) |
| 11 | CPU Decoupling & VID | MSARWAR |
| 12 | eXtended Debug Port (XDP) | M97 |
| 13 | MCP CPU Interface | M97 |
| 14 | MCP Memory Interface | M97 |
| 15 | MCP Memory Misc | M97 |
| 16 | MCP PCIe Interfaces | M97 |
| 17 | MCP Ethernet & Graphics | M97 |
| 18 | MCP PCI & LPC | M97 |
| 19 | MCP SATA & USB | M97 |
| 20 | MCP HDA & MISC | M97 |
| 21 | MCP Power & Ground | M97 |
| 22 | MCP Standard Decoupling | M97 |
| 23 | MCP Graphics Support | M97 |
| 24 | SB Misc | M97 |
| 25 | FSB/DDR3 Vref Margining | BEN |
| 26 | DDR3 Support | T18_MLB |
| 27 | DDR3 DRAM Channel A (0-31) | (MASTER) |
| 28 | DDR3 DRAM Channel A (32-63) | (MASTER) |
| 29 | DDR3 DRAM Channel B (0-31) | (MASTER) |
| 30 | DDR3 DRAM Channel B (32-63) | |
| 31 | DDR BYPASSING 1 | MEMORY |
| 32 | DDR BYPASSING 2 | MEMORY |
| 33 | Memory Active Termination | M70 |
| 34 | Wireless M93 Connector | M70 |
| 35 | Hatch and Audio Connectors | (MASTER) |
| 36 | SATA Connectors | CHANGZHANG |
| 37 | USB EXTERNAL CONNECTORS | M70 |
| 38 | IPD Connector | |
| 39 | SMC | M97 |
| 40 | SMC SUPPORT | M70 |
| 41 | LPC+SPI Debug Connector | CHANGZHANG |


| Page | Contents | Sync |
|------|---------------------------------|------------|
| 42 | M97 SMBUS CONNECTIONS | BEN |
| 43 | Voltage Sensors | M70 |
| 44 | Current Sensing | YUNMU |
| 45 | TEMPERATURE SENSORS | M70 |
| 46 | Fan | M70 |
| 47 | Sudden Motion Sensor (SMS) | M76_MLB |
| 48 | SPI ROM | CHANGZHANG |
| 49 | DC-In & Battery Connectors | M70 |
| 50 | IMVP6 CPU VCore Regulator | POWER |
| 51 | MCP CORE REGULATOR | MINGJING |
| 52 | 1.8V LDO Supply | |
| 53 | 1V05 S5 Power Supply | RXU_K20 |
| 54 | 1.5V/0.75V Supplies | M70 |
| 55 | 5V / 3.3V Power Supply | RXU_K20 |
| 56 | POWER SEQUENCING | YUAN.MA |
| 57 | POWER FETS | YUAN.MA |
| 58 | PBUS Supply/Battery Charger | M70 |
| 59 | LVDS,Camera Conn. and ALS Conn. | GPU |
| 60 | DISPLAYPORT SUPPORT | NMARTIN |
| 61 | DisplayPort Connector | M98_MLB |
| 62 | LED Backlight Driver | (MASTER) |
| 63 | LCD Backlight Support | M97 |
| 64 | Additional CPU/GPU Decoupling | |
| 65 | CPU/FSB Constraints | M97 |
| 66 | Memory Constraints | M97 |
| 67 | MCP Constraints 1 | M97 |
| 68 | MCP Constraints 2 | M97 |
| 69 | SMC Constraints | M97 |
| 70 | M96 Power and Ground Nets | (MASTER) |
| 71 | M96 RULE DEFINITIONS | M97 |

Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------|---------------|----------|------------|
| 051-7631 | 1 | SCHEM, MLB, M96 | SCH | CRITICAL | |
| 820-2375 | 1 | PCBF, MLB, M96 | PCB | CRITICAL | |

DRAWING
TITLE=M96_MLB
ABBREV=DRAWING
LAST_MODIFIED=PV1 Aug 1 09:54:13 2008

| | | | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|-----------------|
| DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION | METRIC | |  APPLE INC. NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |
| | DRAFTER | DESIGN CK | | | ENG APPD |
| | QA APPD | DESIGNER | TITLE | | |
| | RELEASE | SCALE | SIZE | D | SCHEM, MLB, M96 |
| MATERIAL/FINISH NOTED AS APPLICABLE | | DRAWING NUMBER | | REV. 2.3.0 | |
| | | 051-7631 | | SHT 1 OF 71 | |



System Block Diagram

SYNC_MASTER=WFERRY-WF

SYNC_DATE=05/11/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | |
|--------------------------------------------------------------------------------------------------|------|----------------|----|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | | REV. |
| | D | 051-7631 | | 2.3.0 |
| SCALE | | SHT | OF | |
| NONE | | 2 | 71 | |



D

| | | | | | |
|---|----------|-----------------------------------|----------------------------------------------------|------------|------------------------|
| D | 630-9516 | PCBA,MLB,1.8GHZ,HY 2GB,MU CAP,M96 | KEE_2AN,M96_COMMON,M96_HYNIX,M96_MU_CAP,CPU_1_8GHZ | M96_HYNIX | DRAM_HYNIX |
| | 630-9517 | PCBA,MLB,1.8GHZ,HY 2GB,TY CAP,M96 | KEE_2AP,M96_COMMON,M96_HYNIX,M96_TY_CAP,CPU_1_8GHZ | M96_MICRON | DRAM_MICRON,DRAM_SPD_2 |

C

| | | | | | |
|----------|---|-------------------|-------|----------|-----------|
| 338S0563 | 1 | IC, SMC, HS8/2117 | U4900 | CRITICAL | SMC_BLANK |
|----------|---|-------------------|-------|----------|-----------|

D

D

C

C

B


A

A

A

A

A



| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|---|---|---|---|---|---|---|

D

D

D

D

D

D

D

C

C

C

C

C

C

C

B

B

B

B

B

B

B

A

AA

Functional Test Points

NB NO_TESTS
These are normally testpoints but become NC
NO_TEST

| | | |
|-------------------------------|------|-------------------------|
| FUNC TEST - BATTERY CONNECTOR | | |
| x2 | TRUE | BATT_POS 49 |
| x2 | TRUE | GND 49 |
| | TRUE | SMC_BS_ALRT_L 39 40 49 |
| | TRUE | SMBUS_SMC_BSA_SCL 42 69 |
| | TRUE | SMBUS_SMC_BSA_SDA 42 69 |

| | | |
|-----------------------------|------|-------------------|
| FUNC TEST - DC-IN CONNECTOR | | |
| x6 | TRUE | PP18V5_DCIN 49 70 |
| | TRUE | ADAPTER_SENSE 49 |
| x6 | TRUE | GND 49 |

| | | |
|---------------------------|------|-------------------|
| FUNC TEST - FAN CONNECTOR | | |
| | TRUE | =PP5V_S0_FAN 7 46 |
| | TRUE | FAN_RT_PWM 46 |
| | TRUE | FAN_RT_TACH 46 |
| | TRUE | GND 46 |

| | | |
|---------------------|------|---------------------------|
| FUNC TEST - AIRPORT | | |
| | TRUE | CK505_SRC_CLKREQ6_L 6 |
| | TRUE | PCIE_WAKE_L 6 16 34 |
| | TRUE | AIRPORT_RST_L 6 24 34 |
| | TRUE | =SMB_AIRPORT_CLK 6 34 42 |
| | TRUE | =SMB_AIRPORT_DATA 6 34 42 |
| | TRUE | GND 6 34 42 |

| | | |
|-----------------|------|----------------------|
| FUNC TEST - MIC | | |
| | TRUE | PP3V3_S0_MIC_F 59 70 |
| | TRUE | AUD_MIC_DATA_F 59 |
| | TRUE | AUD_MIC_CLK_F 59 |
| | TRUE | GND_MIC_F 59 |

| | | |
|-----------------------------|------|----------------------------|
| FUNC TEST - AUDIO CONNECTOR | | |
| | TRUE | HDA_SYNC 20 35 68 |
| | TRUE | HDA_BIT_CLK 20 35 68 |
| | TRUE | AUD_MIC_DATA 35 59 |
| | TRUE | HDA_SDOUT 20 35 68 |
| | TRUE | =PPVIN_S0_AUDIO 7 35 |
| | TRUE | HDA_SDIN0 20 35 68 |
| | TRUE | AUD_MIC_CLK 35 59 |
| | TRUE | PM_SLP_S3_L 20 34 35 39 56 |

| | | |
|---------------------------|------|--------------------------|
| FUNC TEST - IPD CONNECTOR | | |
| | TRUE | SMC_LID 38 39 40 |
| | TRUE | PP3V42_G3H_IPD_F 38 70 |
| | TRUE | SMC_SYS_KBDLED 38 39 |
| | TRUE | SMC_SYS_LED 38 39 |
| | TRUE | =USB2_TPAD_N 8 38 |
| | TRUE | =USB2_TPAD_P 8 38 |
| | TRUE | SMC_ONOFF_L 6 38 39 40 |
| | TRUE | =USB2_IR_N 6 8 38 |
| | TRUE | =USB2_IR_P 6 8 38 |
| | TRUE | PP5V_S0_KBDLED_F 6 38 70 |
| | TRUE | PP5V_S3_TOPCASE_F 38 70 |
| | TRUE | =I2C_TPAD_SCL 38 42 |
| | TRUE | =I2C_TPAD_SDA 38 42 |
| | TRUE | SMC_ONOFF_L 6 38 39 40 |
| | TRUE | =USB2_IR_N 6 8 38 |
| | TRUE | =USB2_IR_P 6 8 38 |
| | TRUE | PP5V_S0_KBDLED_F 6 38 70 |
| | TRUE | LSOC_PRESS_H_R 38 |

| | | |
|------------------------------------|------|---------------------------|
| FUNC TEST - M93 WIRELESS CONNECTOR | | |
| | TRUE | AIRPORT_RST_L 6 24 34 |
| | TRUE | PCIE_WAKE_L 6 16 34 |
| | TRUE | CK505_SRC_CLKREQ6_L 6 |
| | TRUE | PCIE_CLK100M_MINI_N_F 34 |
| | TRUE | PCIE_CLK100M_MINI_P_F 34 |
| | TRUE | PCIE_E_D2R_N_F 34 |
| | TRUE | PCIE_E_D2R_P_F 34 |
| | TRUE | PCIE_E_R2D_C_N_F 6 34 |
| | TRUE | PCIE_E_R2D_C_P_F 6 34 |
| | TRUE | AIRPORT_RST_L 6 24 34 |
| | TRUE | =SMB_AIRPORT_DATA 6 34 42 |
| | TRUE | =SMB_AIRPORT_CLK 6 34 42 |
| | TRUE | PCIE_E_R2D_C_N_F 6 34 |
| | TRUE | PCIE_E_R2D_C_P_F 6 34 |
| | TRUE | PP3V3_S3_AP_AUX 34 70 |

| | | |
|----------------------------|----------------|------|
| FUNC TEST - Power Supplies | | |
| | PPVCORE_S0_CPU | 7 70 |
| | PP0V75_S0 | 7 70 |
| | PP1V05_S0 | 7 70 |
| | PP1V5_S0 | 7 70 |
| | PP1V5_S3 | 7 70 |
| | PP1V05_S5 | 7 70 |
| | PPMPCORE_S0 | 7 70 |
| | PP5V_S0 | 7 70 |
| | PP3V3_S0 | 7 70 |
| | PP3V3_S3 | 7 70 |
| | PP5V_S3 | 7 70 |
| | PP3V3_S5 | 7 70 |
| | PP3V42_G3H | 7 70 |
| | PP18V5_G3H | 7 70 |
| | PPDCIN_G3H | 7 70 |
| | PPBUS_G3H | 7 70 |
| | PPBUS_R_G3H | 7 70 |
| | PP1V8_S0 | 7 70 |

| | | |
|----------------------|------|------------------------|
| FUNC TEST - SATA HDD | | |
| | TRUE | PP3V3_S0_HDD_F 36 70 |
| | TRUE | SATA_HDD_R2D_N 36 67 |
| | TRUE | SATA_HDD_R2D_P 36 67 |
| | TRUE | SATA_HDD_D2R_C_N 36 67 |
| | TRUE | SATA_HDD_D2R_C_P 36 67 |
| | TRUE | GND 36 67 |

| | | |
|---------------------------------|------|-------------------------------|
| FUNC TEST - RIO HATCH CONNECTOR | | |
| | TRUE | DP_ML_C_N<3..0> 61 67 |
| | TRUE | DP_ML_C_P<3..0> 61 67 |
| | TRUE | DP_AUX_CH_C_N 35 60 61 67 |
| | TRUE | DP_AUX_CH_C_P 35 60 61 67 |
| | TRUE | DP_CA_DET_O 35 61 |
| | TRUE | HDMI_CEC 35 61 |
| | TRUE | DP_HPD_O 35 61 |
| | TRUE | PP3V3_S0_DPPWR 35 61 70 |
| | TRUE | USB2_EXT_A_F_P 35 37 |
| | TRUE | USB2_EXT_A_F_N 35 37 |
| | TRUE | PP5V_S3_USB2_EXT_A_F 35 37 70 |
| | TRUE | GND 35 37 70 |

x13 TRUE GND

| | | |
|-------------------------------|------|------------------------------|
| FUNC TEST - XDP/ITP CONNECTOR | | |
| | TRUE | XDP_BPM_L<0..5> 8 12 |
| | TRUE | TP_XDP_OBSFN_B0 12 |
| | TRUE | TP_XDP_OBSFN_B1 12 |
| | TRUE | TP_XDP_OBSDATA_B0 12 |
| | TRUE | TP_XDP_OBSDATA_B1 12 |
| | TRUE | TP_XDP_OBSDATA_B2 12 |
| | TRUE | TP_XDP_OBSDATA_B3 12 |
| | TRUE | XDP_PWRGD 12 |
| | TRUE | XDP_OBS20 12 |
| | TRUE | SMBUS_MCP_0_DATA 12 20 42 68 |
| | TRUE | SMBUS_MCP_0_CLK 12 20 42 68 |
| | TRUE | XDP_TCK 9 12 |
| | TRUE | JTAG_MCP_TDO_CONN 9 12 |
| | TRUE | JTAG_MCP_TRST_L 12 20 |
| | TRUE | MCP_DEBUG<7..0> 12 18 68 |
| | TRUE | JTAG_MCP_TDI 12 20 |
| | TRUE | JTAG_MCP_TMS 12 20 |
| | TRUE | FSB_CLK_ITP_P 12 13 65 |
| | TRUE | FSB_CLK_ITP_N 12 13 65 |
| | TRUE | XDP_CPURST_L 12 65 |
| | TRUE | XDP_DBRESET_L 9 12 |
| | TRUE | XDP_TDO_CONN 12 |
| | TRUE | XDP_TRST_L 9 12 |
| | TRUE | XDP_TDI 9 12 |
| | TRUE | XDP_TMS 8 12 |
| | TRUE | =PP3V3_S0_XDP 7 12 |
| | TRUE | =PP1V05_S0_CPU 7 10 11 12 |

| | | |
|-----------------------------------|------|---------------------------------|
| FUNC TEST - CAMERA USB, LVDS, ALS | | |
| x2 | TRUE | PP5V_S3_CAMERA_F 59 70 |
| | TRUE | USB2_CAMERA_F_P 59 |
| | TRUE | USB2_CAMERA_F_N 59 |
| | TRUE | LCDBKLT_RTIN<1..6> 59 62 |
| | TRUE | LVDS_IG_A_DATA_N<0..2> 17 59 67 |
| | TRUE | LVDS_IG_A_DATA_P<0..2> 17 59 67 |
| | TRUE | PPVOUT_S0_LCDBKLT 59 62 70 |
| | TRUE | LVDS_IG_A_CLK_F_N 59 67 |
| | TRUE | LVDS_IG_A_CLK_F_P 59 67 |
| | TRUE | LVDS_IG_DDC_CLK 17 59 |
| | TRUE | LVDS_IG_DDC_DATA 17 59 |
| | TRUE | PP3V3_S0_LCD_F 59 70 |
| | TRUE | PP3V3_LCDVDD_SW_F 59 70 |
| x2 | TRUE | =I2C_ALS_SDA 42 59 |
| | TRUE | =I2C_ALS_SCL 42 59 |
| x10 | TRUE | GND |

Power Supply NO_TESTS
NO_TEST

CLOCK NO_TESTS
NO_TEST

LVDS NO_TESTS
NO_TEST

REQUIRED NETS

NICE2HAVE NETS

Functional Test and No-Tests

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7631

REV.

2.3.0

SCALE



NONE

SHT


6

OF

71



| | |
|----------------------------------------------------------------------------------------------------------------------------------|----------------------|
| Power Aliases | |
| SYNC_MASTER=WFFERY | SYNC_DATE=06/15/2006 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| I I NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |




3x 330uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402

10UF 0603 = APN:138S0568 = MURATA,TAIYO,TDK,SAMSUNG


LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU


Intel recommends 3x220UF @ 9mOHM

LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU

CPU VCORE VID CONNECTIONS




VCCA (CPU AVdd) DECOUPLING



LAYOUT NOTE:
PLACE C1281 NEAR PIN B34 OF U1000

VCCP (CPU I/O) DECOUPLING



LAYOUT NOTE:

PLACE C1290 CLOSE TO CPU

PLACE C1283-C1288 CLOSE TO FSB ADDRESS PINS

PLACE C1291-C1296 CLOSE TO FSB DATA PINS

— — — — —

CPU Decoupling & VID

SYNC_MASTER=MSARWAR SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE

AGREES TO THE FOLLOWING

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

DRAWING NUMBER

EV.

D

051-7631

2.3.0

SCALE

SHT

1

MCP79-specific pinout

D

C

B


A

D

C




B

A



From XDP connector

To XDP connector
and/or level translator



eXtended Debug Port (XDP)

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7631 | 2.3.0 |
| SCALE | | SHT | OF |
| NONE | | 12 | 71 |




| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|---|---|---|---|---|---|---|






71



| MCP PCIe Interfaces | |
|----------------------------------------------------------------------------------------------------------------------------|----------------------|
| SYNC_MASTER=M97 | SYNC_DATE=02/04/2008 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

| | | | |
|--------------------------------------------------------------------------------------------------|------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7631 | 2.3.0 |
| SCALE | | SHT | OF |
| NONE | | 16 | 71 |

D

C

B


A

D

C

B

A



| Interface Mode | | |
|----------------------|---------------------|------------------|
| MCP Signal | TMDS/HDMI | DisplayPort |
| =MCP_HDMI_TXC_P/N | TMDS_IG_TXC_P/N | DP_IG_ML_P/N<3> |
| =MCP_HDMI_TXD_P/N<0> | TMDS_IG_TXD_P/N<0> | DP_IG_ML_P/N<2> |
| =MCP_HDMI_TXD_P/N<1> | TMDS_IG_TXD_P/N<1> | DP_IG_ML_P/N<1> |
| =MCP_HDMI_TXD_P/N<2> | TMDS_IG_TXD_P/N<2> | DP_IG_ML_P/N<0> |
| =MCP_HDMI_DDC_CLK | TMDS_IG_DDC_CLK | DP_IG_DDC_CLK |
| =MCP_HDMI_DDC_DATA | TMDS_IG_DDC_DATA | DP_IG_DDC_DATA |
| =MCP_HDMI_HPD | TMDS_IG_HPD | DP_IG_HPD |
| DP_IG_AUX_CH_P/N | TP_DP_IG_AUX_CH_P/N | DP_IG_AUX_CH_P/N |

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HOTPLUG_DET.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V


| Network Interface Select | |
|--------------------------|-------------|
| Interface | ENET_TXD<0> |
| RGMII | 1 |
| MII | 0 |

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.


TV DAC Disable: _____
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.


WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases


APPLE INC.

| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7631 | 2.3.0 |
| SCALE | SHT | OF |
| NONE | 17 | 71 |

| MCP Ethernet & Graphics | |
|----------------------------------------------------------------------------------------------------------------------------|----------------------|
| SYNC_MASTER=M97 | SYNC_DATE=02/04/2008 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |







Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Power & Ground

SYNC_MASTER=M97

SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|--------------------------------------------------------------------------------------------------|------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7631 | 2.3.0 |
| SCALE | | SHT | OF |
| NONE | | 21 | 71 |



MCP Standard Decoupling

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7631 | 2.3.0 |
| SCALE | | SHT | OF |
| NONE | | 22 | 71 |

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.
NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)


17 7 PP3V3R1V8_S0_MCP_IFP_VDD
190 mA (A01, 1.8V)




PP3V3_S0_MCP_DAC 21 70




17 7 PP1V05_S0_MCP_HDMI_VDD
95 mA (A01)




67 17 MCP_HDMI_RSET
67 17 MCP_HDMI_VPROBE



67 17 MCP_IFPAB_RSET
67 17 MCP_IFPAB_VPROBE



7 PP3V3_S0_MCP_VPLL_UF 16 mA (A01)
L2640 30-OHM-1.7A 0402
WF: Checklist says 0-ohm resistor placeholder for ferrite bead.
NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: ???
PP3V3_S0_MCP_VPLL 17 70 16 mA (A01)
MIN_LINE_WIDTH=0.4 mm
MIN_NECK_WIDTH=0.2 mm
VOLTAGE=1.3V



SYNC FROM M97

MCP Graphics Support

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7631 | 2.3.0 |
| SCALE | SHT | OF |
| NONE | 23 | 71 |


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD






SYNC FROM M97
CHANGED RTC POWER SOURCE TO DIRECT CONNECTION
ADDED MCPSEQ_SMC LOGIC

Platform Reset Connections


LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)



Reset Button



| SB Misc | |
|----------------------------------------------------------------------------------------------------------------------------|----------------------|
| SYNC_MASTER=M97 | SYNC_DATE=02/04/2008 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |



APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7631 | 2.3.0 |
| SCALE | SHT | OF |
| NONE | 24 | 71 |

Page Notes


Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

| MEM A VREF DQ | MEM A VREF CA | MEM B VREF DQ | MEM B VREF CA | CPU FSB VREF |
|---------------|---------------|---------------|---------------|--------------|
| A | B | A | B | C |
| 0x00 | 0x00 | 0x00 | 0x00 | 0x00 |
| 0x87 | 0x87 | 0x87 | 0x87 | 0x55 |
| -3.75 mA | -3.75 mA | -3.75 mA | -3.75 mA | -0.91 mA |
| 5 mA | 5 mA | 5 mA | 5 mA | 0.52 mA |
| 0.75 V | 0.75 V | 0.75 V | 0.75 V | 0.70 V |
| 0.375 V | 0.375 V | 0.375 V | 0.375 V | 0.091 V |
| 1.250 V | 1.250 V | 1.250 V | 1.250 V | 1.044 V |
| 6.5 mV | 6.5 mV | 6.5 mV | 6.5 mV | 11.2 mV |



Required zero ohm resistors when no VREF margining circuit stuffed

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------|---------------|----------|-------------|
| 116S0004 | 1 | RES,MTL FILM,0,5%,0402,SM,LF | R2903 | CRITICAL | NO_VREFMRGN |
| 116S0004 | 1 | RES,MTL FILM,0,5%,0402,SM,LF | R2905 | CRITICAL | NO_VREFMRGN |

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=01/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7631 | 2.3.0 |
| SCALE | SHT | OF |
| NONE | 25 | 71 |

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



DDR3 Support

SYNC_MASTER=T18_MLB SYNC_DATE=01/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7631

REV.

2.3.0

SCALE


NONE

SHT

26

OF

71



DDR3 DRAM Channel A (0-31)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART







A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel B (32-63)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7631 | 2.3.0 |
| SCALE | SHT | OF |
| NONE | 30 | 71 |



DDR BYPASSING 1

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPROXIMATE CAP ARRANGEMENT



DDR BYPASSING 2

SYNC_MASTER=MEMORY

SYNC_DATE=06/20/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|--------------------------------------------------------------------------------------------------|------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7631 | 2.3.0 |
| SCALE | | SHT | OF |
| NONE | | 32 | 71 |

Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM



C



A

7 = PP0V75 SO MEM VTT A

The schematic diagram illustrates the memory architecture of a circuit board. It features several memory modules connected to a central bus. The modules are organized into two main sections: the top section contains modules like C3710, C3712, C3713, C3714, C3715, C3716, and C3717; the bottom section contains modules like R3790, R3791, R3706, R3701, and R3720. Each module is represented by a rectangle with its part number and value. The connections are shown as lines between the modules and the bus. The bus is a horizontal line running across the middle of the diagram.

| Module | Part Number | Value |
|--------|-------------|--------|
| C3710 | R3702 | 36 1 8 |
| C3710 | R3706 | 36 2 7 |
| C3710 | R3702 | 36 3 6 |
| C3710 | R3701 | 36 1 6 |
| C3710 | R3701 | 36 3 6 |
| C3712 | R3707 | 36 4 5 |
| C3712 | R3704 | 36 1 6 |
| C3712 | R3792 | 36 1 2 |
| C3712 | R3707 | 36 2 7 |
| C3712 | R3793 | 36 1 2 |
| C3712 | R3703 | 36 2 7 |
| C3712 | R3704 | 36 3 6 |
| C3712 | R3703 | 36 4 5 |
| C3712 | R3704 | 36 2 7 |
| C3712 | R3706 | 36 3 6 |
| C3712 | R3703 | 36 3 6 |
| C3712 | R3703 | 36 1 8 |
| C3712 | R3704 | 36 4 5 |
| C3713 | R3707 | 36 4 5 |
| C3713 | R3704 | 36 1 6 |
| C3713 | R3792 | 36 1 2 |
| C3713 | R3707 | 36 2 7 |
| C3713 | R3793 | 36 1 2 |
| C3713 | R3703 | 36 2 7 |
| C3713 | R3704 | 36 3 6 |
| C3713 | R3703 | 36 4 5 |
| C3713 | R3704 | 36 2 7 |
| C3713 | R3706 | 36 3 6 |
| C3713 | R3703 | 36 3 6 |
| C3713 | R3703 | 36 1 8 |
| C3713 | R3704 | 36 4 5 |
| C3714 | R3707 | 36 2 7 |
| C3714 | R3793 | 36 1 2 |
| C3714 | R3703 | 36 2 7 |
| C3714 | R3704 | 36 3 6 |
| C3714 | R3703 | 36 4 5 |
| C3714 | R3704 | 36 2 7 |
| C3714 | R3706 | 36 3 6 |
| C3714 | R3703 | 36 3 6 |
| C3714 | R3703 | 36 1 8 |
| C3714 | R3704 | 36 4 5 |
| C3715 | R3707 | 36 2 7 |
| C3715 | R3793 | 36 1 2 |
| C3715 | R3703 | 36 2 7 |
| C3715 | R3704 | 36 3 6 |
| C3715 | R3703 | 36 4 5 |
| C3715 | R3704 | 36 2 7 |
| C3715 | R3706 | 36 3 6 |
| C3715 | R3703 | 36 3 6 |
| C3715 | R3703 | 36 1 8 |
| C3715 | R3704 | 36 4 5 |
| C3716 | R3707 | 36 2 7 |
| C3716 | R3793 | 36 1 2 |
| C3716 | R3703 | 36 2 7 |
| C3716 | R3704 | 36 3 6 |
| C3716 | R3703 | 36 4 5 |
| C3716 | R3704 | 36 2 7 |
| C3716 | R3706 | 36 3 6 |
| C3716 | R3703 | 36 3 6 |
| C3716 | R3703 | 36 1 8 |
| C3716 | R3704 | 36 4 5 |
| C3717 | R3707 | 36 2 7 |
| C3717 | R3793 | 36 1 2 |
| C3717 | R3703 | 36 2 7 |
| C3717 | R3704 | 36 3 6 |
| C3717 | R3703 | 36 4 5 |
| C3717 | R3704 | 36 2 7 |
| C3717 | R3706 | 36 3 6 |
| C3717 | R3703 | 36 3 6 |
| C3717 | R3703 | 36 1 8 |
| C3717 | R3704 | 36 4 5 |
| R3790 | R3790 | 36 1 2 |
| R3791 | R3791 | 36 1 2 |
| R3706 | R3706 | 36 2 7 |
| R3701 | R3701 | 36 1 8 |
| R3701 | R3701 | 36 2 7 |
| R3701 | R3701 | 36 1 8 |
| R3720 | R3707 | 36 1 8 |



C

B

A

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | |
|---|----------|
| D | 051-7631 |
|---|----------|

REV.

| | | |
|-------|-----|----|
| SCALE | SHT | OF |
| NONE | 33 | 71 |






| | |
|-----|--|
| SHT | |
|-----|--|

SCA


| |
|-----|
| SHT |
|-----|

11

Micro-DisplayPort / USB to RIO Hatch Assembly



Audio Connector



| Hatch and Audio Connectors | | | |
|----------------------------------------------------------------------------------------------------------------------------|----------------|--------------------|-------|
| SYNC_MASTER=(MASTER) | | SYNC_DATE=(MASTER) | |
| NOTICE OF PROPRIETARY PROPERTY | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | | |
| SIZE | DRAWING NUMBER | | REV. |
| D | 051-7631 | | 2.3.0 |
| SCALE | SHT | OF | |
| NONE | 35 | 71 | |



APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|------|----------------|-------|
| D | 051-7631 | 2.3.0 |

D

C

B

A

D



C

B

A


USB 2.0 CONNECTOR

CONNECT TO 5V S5 or S3 PER LAYOUT



DUAL SWITCH HAS GANGED OUTPUT
BOTH SWITCHES WILL TRIP TOGETHER AT 1.5A-2.2A

R4650



ROUTE USB DATA LINES AS DIFFERENTIAL PAIRS



LAYOUT NOTE: C4602 IS AN EMC BY-PASS CAP FOR J4200


CONNECT TO RIO CONNECTOR J4200

USB/SMC MUX

PP3V42_G3H_SMCUSBMUX



PLACE C4675 NEAR U4675



SEL=0 CHOOSE SMC
SEL=1 CHOOSE USB

NOSTUFF

R4678

1 0 2

5% 1/20W MF 201

SYNCH_C883-0001

NOSTUFF

R4679

1 0 2

5% 1/20W MF 201

SYNCH_C883-0001

USB_EXT_A_MUXED_P
USB_EXT_A_MUXED_N

USB EXTERNAL CONNECTORS

SYNC_MASTER=M70

SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7631

SHT

37


OF

71


REV.

2.3.0

IPD Connector



Power Button Inverter



IPD Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7631 | 2.3.0 |
| SCALE | | SHT | OF |
| NONE | | 38 | 71 |


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




SMC Reset Button / Brownout Detect




SMC 1.05V to 3.3V Level Shifting




SMC Crystal Circuit




Debug Power Button



SMC 3.3V to 1.05V Level Shifting



SMC AVREF Supply



SMC SUPPORT

SYNC_MASTER=M70

SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7631

REV.

2.3.0

SCALE

NONE

SHT

40

OF


71

LPC+SPI Connector

MCP79 SPI Frequency Select

| Frequency | SPI_MOSI | SPI_CLK |
|-----------|----------|---------|
| 31 MHz | 0 | 0 |
| 42 MHz | 0 | 1 |
| 25 MHz | 1 | 0 |
| 1 MHz | 1 | 1 |

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected w/ R5190,R5191,R5192,R5193





MCP79 Internal SPI MUX Support


Not supported in Rev A01 MCP79 silicon

MCP SPI Override Options

Internal MUX in rev B01 does not work as intended.
Now MCP_CS1_YES and MCP_CS1_NO determines external MUX option.



SPI MUX BYPASS




LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=01/24/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7631 | 2.3.0 |
| SCALE | SHT | OF |
| NONE | 41 | 71 |



M97 SMBUS CONNECTIONS

SYNC_MASTER=BEN SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | |
|------------|------|----------------|----|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | | REV. |
| | D | 051-7631 | | 2.3.0 |
| SCALE | | SHT | OF | REV. |
| NONE | | 42 | 71 | |


ACIN VOLTAGE SENSE



MCP VOLTAGE SENSE



PBUS VOLTAGE SENSE



Voltage Sensors

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7631 | 2.3.0 |
| SCALE | SHT | OF |
| NONE | 43 | 71 |

MCP VCore Current Sense

MCP VCore Current Sense Filter



PBUS Current Sense



Current Sensing

SYNC_MASTER=YUNWU

SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | |
|--------------------------------------------------------------------------------------------------|------|----------------|----|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | | REV. |
| | D | 051-7631 | | 2.3.0 |
| SCALE | | SHT | OF | REV. |
| NONE | | 44 | 71 | |

FAN CONNECTOR



Fan

SYNC_MASTER=M70

SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | |
|--------------------------------------------------------------------------------------------------|------|----------------|----|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | | REV. |
| | D | 051-7631 | | 2.3.0 |
| SCALE | | SHT | OF | REV. |
| NONE | | 46 | 71 | |

SUDDEN MOTION SENSOR

Desired orientation when placed on board top-side:

+Z (up)

+Y

+X

Front of system


Circle indicates pin 1 location when placed in correct orientation

| Sudden Motion Sensor (SMS) | | |
|----------------------------------------------------------------------------------------------------------------------------|--|--|
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| SIZE | DRAWING NUMBER | REV. |
|------|----------------|-------|
| D | 051-7631 | 2.3.0 |

| SCALE | SHT | OF | 71 |
|-------|-----|----|----|
| NONE | 47 | OF | 71 |

APPLE INC.



8 7 6 5 4 3 2 1

SUDDEN MOTION SENSOR

Desired orientation when placed on board top-side:

+Z (up) +X Front of system

Circle indicates pin 1 location when placed in correct orientation

Sudden Motion Sensor (SMS)

SYNCHMASTER=MT6_MLB SYNCHDATE=01/12/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D DRAWING NUMBER 051-7631 REV. 2.3.0

SCALE NONE SHT 47 OF 71

APPLE INC.

8 7 6 5 4 3 2 1

[illegible]

Sudden Motion Sensor

The schematic diagram illustrates the electrical connections for the Sudden Motion Sensor (SMS). The primary component is the U5900 AP344ALH LGA chip. Key pins are connected as follows:

- VDD**: Connected to a network consisting of resistor R5921 (10K, 5%, 1/20W) and capacitor C5922 (0.1UF, 6.3V, XSR, 201).
- VOUTX**: Labeled "SMS X AXIS".
- VOUTY**: Labeled "SMS Y AXIS".
- VOUTZ**: Labeled "SMS Z AXIS".
- RES**: Connected to resistor R5922 (10K, 5%, 1/20W).
- NC** (No Connect) pins: Pins 3, 6, 9, 11, 13, and 16.
- GND**: Ground connection.

A coordinate system diagram defines the sensor's orientation:


- +Z (up)**: Vertical axis pointing upwards.
- +Y**: Horizontal axis pointing to the left.
- +X**: Horizontal axis pointing to the right.
- Front of system**: Indicated by a downward arrow.

A note states: "Circle indicates pin 1 location when placed in correct orientation".

| Sudden Motion Sensor (SMS) | | |
|----------------------------------------------------------------------------------------------------------------------------|--|--|
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| SIZE | DRAWING NUMBER | REV. |
|------|----------------|-------|
| D | 051-7631 | 2.3.0 |

| SCALE | SHT | OF | 71 |
|-------|-----|----|----|
| NONE | 47 | OF | 71 |



SPI ROM

SYNC_MASTER=CHANGZHANG

SYNC_DATE=02/15/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | |
|--------------------------------------------------------------------------------------------------|------|----------------|----|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | | REV. |
| | D | 051-7631 | | 2.3.0 |
| SCALE | | SHT | OF | REV. |
| NONE | | 48 | 71 | |

D




C|

B





A

A




1



| | | | |
|--------------------------------------------------------------------------------------------------|-------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7631 | 2.3.0 |
| | SCALE | SHT | OF |
| | NONE | 50 | 71 |

MCP CORE POWER SUPPLY



MCP CORE REGULATOR

SYNC_MASTER=MINGJING SYNC_DATE=06/24/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

1.8V S0 LDO



1.8V LDO Supply

SYNC_MASTER=SYNC_DATE=


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | |
|--------------------------------------------------------------------------------------------------|------|----------------|----|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | | REV. |
| | D | 051-7631 | | 2.3.0 |
| SCALE | | SHT | OF | |
| NONE | | 52 | 71 | |



1.5V/0.75V POWER SUPPLY

| State | PM_S4_STATE_L | PM_SLP_S3_L | PP1V5_S3 | PP0V75_S0 |
|----------|---------------|-------------|----------|-----------|
| S0 | HIGH | HIGH | 1.5V | 0.75V |
| S3 | HIGH | LOW | 1.5V | 0.0V |
| S5/G3Hot | LOW | LOW | 0.0V | 0.0V |



1.5V/0.75V Supplies

SYNC_MASTER=M70

SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

5V_S3 / 3V3_S5 POWER SUPPLY



5V / 3.3V Power Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7631 | 2.3.0 |
| SCALE | | SHT | OF |
| NONE | | 55 | 71 |

Power Control Signals



POWER SEQUENCING

SYNC_MASTER=YUAN.MA SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|--------------------------------------------------------------------------------------------------|-------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7631 | 2.3.0 |
| | SCALE | SHT OF | |
| | NONE | 56 | 71 |



APPLE INC.



D

C

B


A

D


C

B


A



LCD + CAMERA CONNECTOR



MIC CONNECTOR



APN:518S0536

LVDS,Camera Conn. and ALS Conn.

SYNC_MASTER=GPU SYNC_DATE=06/23/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7631 | 2.3.0 |
| SCALE | | SHT | OF |
| NONE | | 59 | 71 |

| | | | | | | | |
|----|--------------------|-----|----------------|-----|----------------|----|----|
| 17 | =MCP_HDMI_TXC_P | --- | DP_ML_P<3> | --- | 61 | 67 | |
| 17 | =MCP_HDMI_TXC_N | --- | DP_ML_N<3> | --- | MAKE_BASE=TRUE | 61 | 67 |
| 17 | =MCP_HDMI_TXD_P<0> | --- | DP_ML_P<2> | --- | MAKE_BASE=TRUE | 61 | 67 |
| 17 | =MCP_HDMI_TXD_N<0> | --- | DP_ML_N<2> | --- | MAKE_BASE=TRUE | 61 | 67 |
| 17 | =MCP_HDMI_TXD_P<1> | --- | DP_ML_P<1> | --- | MAKE_BASE=TRUE | 61 | 67 |
| 17 | =MCP_HDMI_TXD_N<1> | --- | DP_ML_N<1> | --- | MAKE_BASE=TRUE | 61 | 67 |
| 17 | =MCP_HDMI_TXD_P<2> | --- | DP_ML_P<0> | --- | MAKE_BASE=TRUE | 61 | 67 |
| 17 | =MCP_HDMI_TXD_N<2> | --- | DP_ML_N<0> | --- | MAKE_BASE=TRUE | 61 | 67 |
| 17 | =MCP_HDMI_HPD | --- | DP_HPD | --- | MAKE_BASE=TRUE | 61 | |
| 17 | =MCP_HDMI_DDC_CLK | --- | DP_IG_DDC_CLK | --- | MAKE_BASE=TRUE | 60 | |
| 17 | =MCP_HDMI_DDC_DATA | --- | DP_IG_DDC_DATA | --- | MAKE_BASE=TRUE | 60 | |



| DISPLAYPORT SUPPORT | |
|----------------------------------------------------------------------------------------------------------------------------|----------------------|
| SYNC_MASTER=NMARTIN | SYNC_DATE=12/18/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |



APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7631 | 2.3.0 |
| SCALE | SHT | OF |
| NONE | 60 | 71 |

D

C

B


A

D

C

B

A



DisplayPort Connector

SYNC_MASTER=M98_MLB SYNC_DATE=01/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

LED Backlight Driver



Place R9771-R9776,C9771-C9776 close to J9000

LED Backlight Driver

SYNC_MASTER=(MASTER)

SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | |
|------------|------|----------------|----|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | | REV. |
| | D | 051-7631 | | 2.3.0 |
| SCALE | | SHT | OF | |
| NONE | | 62 | 71 | |

40x 2.2uF 0402

A

| | | | | | | | | | | | | | | | |
|----------------------------------------------------------------------------------------------------------------------------|--|---------------------------------------|--------------------------|--------------------|--|--------------------|--|---------------------|----------------------------|----------------------|--------------------|-------------------|--|---|--|
| 8 | | 7 | | 6 | | 5 | | 4 | | 3 | | 2 | | 1 | |
| M96 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS | | | | | | | | | | | | | | | |
| BOARD LAYERS | | | | | | BOARD AREAS | | | BOARD UNITS (MIL OR MM) | | ALLEGRO VERSION | | | | |
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, BOTTOM | | | | | | NO_TYPE, BGA_P1MM | | | MM | | 15.2 | | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| DEFAULT | | * | Y | =50_OHM_SE | | 0.200 MM | | 30 MM | | 0 MM | | 0 MM | | | |
| STANDARD | | * | Y | =DEFAULT | | =DEFAULT | | 12.7 MM | | =DEFAULT | | =DEFAULT | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| 55_OHM_SE | | TOP, BOTTOM | Y | 0.210 MM | | 0.200 MM | | | | | | | | | |
| 55_OHM_SE | | ISL2, ISL13 | Y | 0.075 MM | | 0.075 MM | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| 55_OHM_SE | | * | Y | 0.066 MM | | 0.066 MM | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| 50_OHM_SE | | TOP, BOTTOM | Y | 0.250 MM | | 0.200 MM | | | | | | | | | |
| 50_OHM_SE | | ISL2, ISL13 | Y | 0.085 MM | | 0.085 MM | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| 50_OHM_SE | | * | Y | 0.066 MM | | 0.066 MM | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| 40_OHM_SE | | TOP, BOTTOM | Y | 0.350 MM | | 0.200 MM | | | | | | | | | |
| 40_OHM_SE | | ISL2, ISL13 | Y | 0.122 MM | | 0.122 MM | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| 40_OHM_SE | | * | Y | 0.110 MM | | 0.110 MM | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| 27P4_OHM_SE | | TOP, BOTTOM | Y | 0.215 MM | | 0.200 MM | | | | | | | | | |
| 27P4_OHM_SE | | * | Y | 0.215 MM | | 0.215 MM | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| 70_OHM_DIFF | | * | N | =STANDARD | | =STANDARD | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| 70_OHM_DIFF | | ISL2, ISL4, ISL5, ISL10, ISL11, ISL13 | Y | 0.132 MM | | 0.132 MM | | | | 0.200 MM | | 0.200 MM | | | |
| 70_OHM_DIFF | | TOP, BOTTOM | Y | 0.180 MM | | 0.180 MM | | | | 0.150 MM | | 0.150 MM | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| 90_OHM_DIFF | | * | N | =STANDARD | | =STANDARD | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| 90_OHM_DIFF | | ISL2, ISL4, ISL5, ISL10, ISL11, ISL13 | Y | 0.085 MM | | 0.085 MM | | | | 0.250 MM | | 0.250 MM | | | |
| 90_OHM_DIFF | | TOP, BOTTOM | Y | 0.205 MM | | 0.200 MM | | | | 0.160 MM | | 0.160 MM | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| 100_OHM_DIFF | | * | N | =STANDARD | | =STANDARD | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| 100_OHM_DIFF | | ISL2, ISL4, ISL5, ISL10, ISL11, ISL13 | Y | 0.065 MM | | 0.065 MM | | | | 0.280 MM | | 0.280 MM | | | |
| 100_OHM_DIFF | | TOP, BOTTOM | Y | 0.179 MM | | 0.179 MM | | | | 0.200 MM | | 0.200 MM | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| 100_OHM_DIFF_HDD | | * | N | =STANDARD | | =STANDARD | | =STANDARD | | =STANDARD | | =STANDARD | | | |
| 100_OHM_DIFF_HDD | | ISL2, ISL4, ISL5, ISL10, ISL11, ISL13 | Y | 0.065 MM | | 0.065 MM | | | | 0.280 MM | | 0.280 MM | | | |
| 100_OHM_DIFF_HDD | | TOP, BOTTOM | Y | 0.179 MM | | 0.179 MM | | | | 0.200 MM | | 0.200 MM | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| 40_OHM_SE_MEM | | TOP, BOTTOM | Y | 0.170 MM | | 0.110 MM | | 10 MM | | | | | | | |
| 40_OHM_SE_MEM | | ISL2, ISL13 | Y | 0.122 MM | | 0.066 MM | | 170 MM | | =STANDARD | | =STANDARD | | | |
| 40_OHM_SE_MEM | | * | Y | 0.110 MM | | 0.066 MM | | 170 MM | | =STANDARD | | =STANDARD | | | |
| PHYSICAL_RULE_SET | | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | | MINIMUM NECK WIDTH | | MAXIMUM NECK LENGTH | | DIFFPAIR PRIMARY GAP | | DIFFPAIR NECK GAP | | | |
| 1:1_DIFFPAIR | | * | Y | =STANDARD | | =STANDARD | | =STANDARD | | 0.1 MM | | 0.1 MM | | | |
| SPACING_RULE_SET | | | | | | | | | | | | | | | |
| LAYER | | | | | | | | | | | | | | | |
| LINE-TO-LINE SPACING | | | | | | | | | | | | | | | |
| WEIGHT | | | | | | | | | | | | | | | |
| DEFAULT | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.1 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| STANDARD | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| =DEFAULT | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| BGA_P1MM | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| =DEFAULT | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| BGA_P2MM | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| =DEFAULT | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| BGA_P3MM | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| =DEFAULT | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| SPACING_RULE_SET | | | | | | | | | | | | | | | |
| LAYER | | | | | | | | | | | | | | | |
| LINE-TO-LINE SPACING | | | | | | | | | | | | | | | |
| WEIGHT | | | | | | | | | | | | | | | |
| 1.5:1_SPACING | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.15 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 2:1_SPACING | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.2 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 2.5:1_SPACING | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.25 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 3:1_SPACING | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.3 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 4:1_SPACING | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.4 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 4:1_SPACING | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.4 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 2.28:1_SPACING | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.228 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 1.1:1_SPACING | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.110 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| SPACING_RULE_SET | | | | | | | | | | | | | | | |
| LAYER | | | | | | | | | | | | | | | |
| LINE-TO-LINE SPACING | | | | | | | | | | | | | | | |
| WEIGHT | | | | | | | | | | | | | | | |
| 2X_DIELECTRIC | | | | | | | | | | | | | | | |
| TOP, BOTTOM | | | | | | | | | | | | | | | |
| 0.230 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 3X_DIELECTRIC | | | | | | | | | | | | | | | |
| TOP, BOTTOM | | | | | | | | | | | | | | | |
| 0.345 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 4X_DIELECTRIC | | | | | | | | | | | | | | | |
| TOP, BOTTOM | | | | | | | | | | | | | | | |
| 0.460 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 5X_DIELECTRIC | | | | | | | | | | | | | | | |
| TOP, BOTTOM | | | | | | | | | | | | | | | |
| 0.575 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 2X_DIELECTRIC | | | | | | | | | | | | | | | |
| ISL2, ISL13 | | | | | | | | | | | | | | | |
| 0.110 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 3X_DIELECTRIC | | | | | | | | | | | | | | | |
| ISL2, ISL13 | | | | | | | | | | | | | | | |
| 0.165 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 4X_DIELECTRIC | | | | | | | | | | | | | | | |
| ISL2, ISL13 | | | | | | | | | | | | | | | |
| 0.220 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 5X_DIELECTRIC | | | | | | | | | | | | | | | |
| ISL2, ISL13 | | | | | | | | | | | | | | | |
| 0.275 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 2X_DIELECTRIC | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.120 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 3X_DIELECTRIC | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.180 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 4X_DIELECTRIC | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.240 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| 5X_DIELECTRIC | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.300 MM | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| SPACING_RULE_SET | | | | | | | | | | | | | | | |
| LAYER | | | | | | | | | | | | | | | |
| LINE-TO-LINE SPACING | | | | | | | | | | | | | | | |
| WEIGHT | | | | | | | | | | | | | | | |
| GND | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| =STANDARD | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| PP1V5_MEM | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| =STANDARD | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| SPACING_RULE_SET | | | | | | | | | | | | | | | |
| LAYER | | | | | | | | | | | | | | | |
| LINE-TO-LINE SPACING | | | | | | | | | | | | | | | |
| WEIGHT | | | | | | | | | | | | | | | |
| GND_P2MM | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.2 MM | | | | | | | | | | | | | | | |
| 1000 | | | | | | | | | | | | | | | |
| PWR_P2MM | | | | | | | | | | | | | | | |
| * | | | | | | | | | | | | | | | |
| 0.2 MM | | | | | | | | | | | | | | | |
| 1000 | | | | | | | | | | | | | | | |
| SPACING_RULE_SET | | | | | | | | | | | | | | | |
| LAYER | | | | | | | | | | | | | | | |
| LINE-TO-LINE SPACING | | | | | | | | | | | | | | | |
| WEIGHT | | | | | | | | | | | | | | | |
| MCP_STATIC | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| =STANDARD | | | | | | | | | | | | | | | |
| ? | | | | | | | | | | | | | | | |
| M96 RULE DEFINITIONS | | | | | | | | | | | | | | | |
| SYNC_MASTER=M97 | | | | | | | | | | | | | | | |
| SYNC_DATE=02/04/2008 | | | | | | | | | | | | | | | |
| NOTICE OF PROPRIETARY PROPERTY | | | | | | | | | | | | | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | | | | | | | | | | | | | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | | | | | | | | | | | | | | |
| II NOT TO REPRODUCE OR COPY IT | | | | | | | | | | | | | | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | | | | | | | | | | | | | | |
| SIZE | | | | | | | | | | | | | | | |
| DRAWING NUMBER | | | | | | | | | | | | | | | |
| REV. | | | | | | | | | | | | | | | |
| D | | | | | | | | | | | | | | | |
| 051-7631 | | | | | | | | | | | | | | | |
| 2.3.0 | | | | | | | | | | | | | | | |
| SCALE | | | | | | | | | | | | | | | |
| SHT | | | | | | | | | | | | | | | |
| OF | | | | | | | | | | | | | | | |
| 71 | | | | | | | | | | | | | | | |
| 71 | | | | | | | | | | | | | | | |
| NONE | | | | | | | | | | | | | | | |
| APPLE INC. | | | | | | | | | | | | | | | |
| 8 | | | | | | | | | | | | | | | |
| 7 | | | | | | | | | | | | | | | |
| 6 | | | | | | | | | | | | | | | |
| 5 | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | |
| 1 | | | | | | | | | | | | | | | |