

Page	Contents	Sync
1	Table of Contents	MASTER
2	System Block Diagram	K17_MLB 12/11/2009
3	Power Block Diagram	K17_MLB 19/01/2011
4	Revision History	MASTER
5	BOM Configuration	K17_REF 05/28/2009
6	Functional Test / No Test	(K19_MLB) (02/14/2010)
7	Power Aliases	K19_MLB 05/15/2010
8	Signal Aliases	K19_MLB 05/15/2010
9	CPU DMI/PEG/FDI/RSVD	K78_MLB 01/10/2011
10	CPU CLOCK/MISC/JTAG	K78_MLB 01/10/2011
11	CPU DDR3 INTERFACES	K78_MLB 01/10/2011
12	CPU POWER	K78_MLB 01/10/2011
13	CPU GROUNDS	K78_MLB 01/10/2011
14	CPU DECOUPLING-I	K78_MLB 02/08/2011
15	CPU DECOUPLING-II	K78_MLB 01/10/2011
16	PCH SATA/PCIE/CLK/LPC/SPI	K21_MLB 12/13/2010
17	PCH DMI/FDI/GRAPHICS	K21_MLB 12/13/2010
18	PCH PCI/FLASHCACHE/USB	K21_MLB 12/13/2010
19	PCH MISC	K21_MLB 12/13/2010
20	PCH POWER	K21_MLB 01/10/2011
21	PCH GROUNDS	K78_MLB 01/10/2011
22	PCH DECOUPLING	K78_MLB 01/10/2011
23	CPU & PCH XDP	K21_MLB 12/13/2010
24	USB HUBS	K21_MLB 12/13/2010
25	Clock (CK505) and Chipset Support	K78_MLB 11/29/2010
26	CPU Memory S3 Support	K21_MLB 12/13/2010
27	DDR3 DRAM CHANNEL A (0-31)	K78_MLB 12/07/2010
28	DDR3 DRAM CHANNEL A (32-63)	K78_MLB 12/07/2010
29	DDR3 DRAM CHANNEL B (0-31)	K78_MLB 12/07/2010
30	DDR3 DRAM CHANNEL B (32-63)	K78_MLB 12/07/2010
31	FSB/DDR3/FRAMEBUF Vref Margining	K78_MLB 01/10/2011
32	DDR3 DRAM Channel B (32-63)	K78_MLB 12/16/2010
33	SecureDigital Card Reader	(MASTER) (MASTER)
34	T29 Host (1 of 2)	K78_MLB 01/10/2011
35	T29 Host (2 of 2)	K78_MLB 01/10/2011
36	T29 Power Support	K78_MLB 01/10/2011
37	X21 WIRELESS CONNECTOR	K21_MLB 12/13/2010
38	SATA CONNECTOR	K78_MLB 01/10/2011
39	External USB Connectors	K21_MLB 12/13/2010
40	Left I/O (LIO) Connector	K21_MLB 11/09/2010
41	SMC	K78_MLB 01/10/2011
42	SMC Support	K78_MLB 01/10/2011
43	LPC+SPI Debug Connector	K78_MLB 01/10/2011
44	SMBus Connections	K78_MLB 01/10/2011
45	Voltage & Load Side Current Sensing	K78_MLB 01/10/2011


Page	Contents	Sync
46	High Side Current Sensing	K78_MLB 01/16/2011
47	Thermal Sensors	K78_MLB 01/16/2011
48	Fan	K78_MLB 01/10/2011
49	IPD / KBD Backlight	K78_MLB 01/10/2011
50	SPI ROM	K78_MLB 01/10/2011
51	AUDIO: SPEAKER AMP	K78_MLB 01/10/2011
52	DC-In & Battery Connectors	JACK_RP01 08/20/2010
53	PBus Supply & Battery Charger	K78_MLB 12/03/2010
54	System Agent Supply	K78_MLB 01/16/2011
55	5V / 3.3V Power Supply	K78_MLB 01/16/2011
56	1.5V DDR3 Supply	K78_MLB 01/10/2011
57	CPU IMVP7 & AXG VCore Regulator	K78_MLB 01/10/2011
58	CPU IMVP7 & AXG VCore Output	K78_MLB 12/07/2010
59	CPU VCCIO (1.05V) Power Supply	K78_MLB 01/10/2011
60	Misc Power Supplies	K78_MLB 01/16/2011
61	Power FETs	K78_MLB 01/10/2011
62	Power Control 1/ENABLE	K78_MLB 01/10/2011
63	Internal DisplayPort Connector	K78_MLB 02/10/2011
64	DisplayPort/T29 A MUXing	K21_MLB 12/13/2010
65	DisplayPort/T29 A Connector	K78_MLB 12/07/2010
66	LCD Backlight Driver	K78_MLB 01/16/2011
67	CPU Constraints	K21_CONSTRAINTS 04/06/2011
68	Memory Constraints	K21_CONSTRAINTS 04/06/2011
69	PCH Constraints 1	K21_CONSTRAINTS 04/06/2011
70	PCH Constraints 2	K21_CONSTRAINTS 04/06/2011
71	Ethernet/FW Constraints	K21_CONSTRAINTS 04/06/2011
72	T29 Constraints	K21_CONSTRAINTS 04/06/2011
73	SMC Constraints	K21_CONSTRAINTS 04/06/2011
74	Project Specific Constraints	K21_CONSTRAINTS 04/06/2011
75	PCB Rule Definitions	K21_CONSTRAINTS 04/06/2011


atic / PCB #'s


NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
1-8870	1	SCHEM_MLB,K21	SCH	CRITICAL	
0-3023	1	PCBF_MLB,K21	PCB	CRITICAL	


PRODUCT SAFETY REQUIREMENTS:

PCB,UL RECOGNIZED, MIN. 130-C TEMP RATING AND V-O FLAME RATING PER UL 796 & UL 94
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP RATING AND V-O FLAME RATING

DRAWING TITLE	
SCHEM, MOCKUP, MLB, K21	
 Apple Inc.	DRAWING NUMBER
	051-8870
	REVISION
	3.13.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE	1 OF 109
SHEET	1 OF 75



SYNC MASTER=K6 MLB		SYNC DATE=12/11/2005	
PAGE TITLE			
System Block Diagram			
 Apple Inc.	DRAWING NUMBER 051-8870	SIZE D	
	REVISION 3.13.0		
	BRANCH		
	PAGE 2 OF 109		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
SHEET 2 OF 75			

[illegible]

K78/K21 POWER SYSTEM ARCHITECTURE

Power Block Diagram

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DESIGN NUMBER: 051-8870
REVISION: 3.13.0
PAGE: 3 OF 109
SHEET: 3 OF 75

K78/K21 POWER SYSTEM ARCHITECTURE

Power Block Diagram

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DESIGN NUMBER: 051-8870
REVISION: 3.13.0
PAGE: 3 OF 109
SHEET: 3 OF 75

[illegible]

K78/K21 POWER SYSTEM ARCHITECTURE

Power Block Diagram

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DESIGNING NUMBER: 051-8870
REVISION: 3.13.0
PAGE: 3 OF 109
SHEET: 3 OF 75

K78/K21 POWER SYSTEM ARCHITECTURE

Power Block Diagram

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DESIGNING NUMBER: 051-8870
REVISION: 3.13.0
PAGE: 3 OF 109
SHEET: 3 OF 75

K78/K21 POWER SYSTEM ARCHITECTURE

Power Block Diagram

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DESIGNING NUMBER: 051-8870
REVISION: 3.13.0
PAGE: 3 OF 109
SHEET: 3 OF 75

K78/K21 POWER SYSTEM ARCHITECTURE

Power Block Diagram

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DESIGNING NUMBER: 051-8870
REVISION: 3.13.0
PAGE: 3 OF 109
SHEET: 3 OF 75

K78/K21 POWER SYSTEM ARCHITECTURE

Power Block Diagram

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DESIGN NUMBER: 051-8870
REVISION: 3.13.0
PAGE: 3 OF 109
SHEET: 3 OF 75

D

7

C

B

A

1

D

1

CB

A

DRAM CFG CHART

SIZE	CFG 2
2GB	0
4GB	1

D

(Need 5 TPs)

(Need to add 2 GND TP)

(Need 5 TPs)

(Need 6 TPs)

NO_TEST Nets

(Need 2 TPs)

_____ 51 52 74

(Need 4 TPs)

NO_TEST			
17	TP_CRT_IG_BLUE	=====	NC_CRT_IG_BLUE
		=====	HAZE_BASE+TEST
17	TP_CRT_IG_GREEN	=====	NC_CRT_IG_GREEN
		=====	HAZE_BASE+TEST
17	TP_CRT_IG_RED	=====	NC_CRT_IG_RED
		=====	HAZE_BASE+TEST
17	TP_CRT_IG_DDC_CLK	=====	NC_CRT_IG_DDC_CLK
		=====	HAZE_BASE+TEST
17	TP_CRT_IG_DDC_DATA	=====	NC_CRT_IG_DDC_DATA
		=====	HAZE_BASE+TEST
17	TP_CRT_IG_HSYN ^C	=====	NC_CRT_IG_HSYN ^C
		=====	HAZE_BASE+TEST
17	TP_CRT_IG_VSYN ^C	=====	NC_CRT_IG_VSYN ^C
		=====	HAZE_BASE+TEST
	TP_LVDS_IG_CTLB_CLK	=====	NC_LVDS_IG_CTLB_CLK
		=====	HAZE_BASE+TEST
	TP_LVDS_IG_CTLB_DATA	=====	NC_LVDS_IG_CTLB_DATA
		=====	HAZE_BASE+TEST
	TP_PCH_LVDS_VBG	=====	NC_PCH_LVDS_VBG
		=====	HAZE_BASE+TEST

C

SD Card Connector

(Need 2 TPs)

16	<u>TP_HDA_SDI1</u>	TRUE	NC_HDA_SDI1
16	<u>TP_HDA_SDI2</u>	MAKE_BASE=TRUE	NC_HDA_SDI2
16	<u>TP_HDA_SDI3</u>	MAKE_BASE=TRUE	NC_HDA_SDI3
		TRUE	MAKE_BASE=TRUE
18	<u>TP_PCI_PME_L</u>	TRUE	NC_PCI_PME_L
18	<u>TP_PCI_CLK33M_OUT3</u>	MAKE_BASE=TRUE	NC_PCI_CLK33M_OUT3
		MAKE_BASE=TRUE	

BPC+SPI ConnectorTPs)


PCEN	PCEN	XDP_PCH_A0_PWR_EN	23
PCEN	PCEN	XDP_PCH_USB_HUB_SOFT_RST_L	23
PCEN	PCEN	XDP_PCH_SECONDS_STATE_RST_L	23
PCEN	PCEN	XDP_PCH_ENET_PWR_EN	23
PCEN	PCEN	XDP_PCH_SECONDS_DET_L	23
PCEN	PCEN	XDP_PCH_G5_PWDGD	23
PCEN	PCEN	XDP_PCH_PWRBTN_L	23
PCEN	PCEN	XDP_PCH_ISOLATE_CPU_MEM_L	23
PCEN	PCEN	XDP_FW_CLEARED_L	23
PCEN	PCEN	XDP_A0_CLEARED_L	23
PCEN	PCEN	XDP_PCH_AUD_IPHS_SWITCH_EN	23

17	TP_SDVO_TVCCLKINN	=====	NAME_TVC	NC_SDVO_TVCCLKINN
		=====	NAME_BASE+TVC	
		=====	TVC	
		=====	NAME_BASE+TVC	
17	TP_SDVO_TVCCLKINN	=====	NAME_TVC	NC_SDVO_TVCCLKINN
		=====	NAME_BASE+TVC	
		=====	TVC	
		=====	NAME_BASE+TVC	
17	TP_SDVO_STALLIN	=====	NAME_TVC	NC_SDVO_STALLIN
		=====	NAME_BASE+TVC	
		=====	TVC	
		=====	NAME_BASE+TVC	
17	TP_SDVO_STALLP	=====	NAME_TVC	NC_SDVO_STALLP
		=====	NAME_BASE+TVC	
		=====	TVC	
		=====	NAME_BASE+TVC	
17	TP_SDVO_INTN	=====	NAME_TVC	NC_SDVO_INTN
		=====	NAME_BASE+TVC	
		=====	TVC	
		=====	NAME_BASE+TVC	
17	TP_SDVO_INTF	=====	NAME_TVC	NC_SDVO_INTF
		=====	NAME_BASE+TVC	
		=====	TVC	
		=====	NAME_BASE+TVC	


23	TP_XDP_PCH_OBSN A<0..1>	NAME_BASE=TRUE	NC TP_XDP_PCH_OBSN A<0..1>
		NAME_BASE=TRUE	NC TP_XDP_PCH_OBSN B<0..1>
23	TP_XDP_PCH_HOOK2	NAME_BASE=TRUE	NC TP_XDP_PCH_HOOK2
		NAME_BASE=TRUE	NC TP_XDP_PCH_HOOK3
23	TP_XDP_PCH_OBSN D<0..1>	NAME_BASE=TRUE	NC TP_XDP_PCH_OBSN D<0..1>
23	TP_XDP_PCH_HOOK4	NAME_BASE=TRUE	NC TP_XDP_PCH_HOOK4
23	TP_XDP_PCH_HOOK5	NAME_BASE=TRUE	NC TP_XDP_PCH_HOOK5
		NAME_BASE=TRUE	NC PCH_GPI064_CLKOUTPFX0
16	TP_PCH_GPI064_CLKOUTPFX0	NAME_BASE=TRUE	NC PCH_GPI064_CLKOUTPFX0
		NAME_BASE=TRUE	NC PCH_GPI065_CLKOUTPFX1
16	TP_PCH_GPI066_CLKOUTPFX2	NAME_BASE=TRUE	NC PCH_GPI066_CLKOUTPFX2
		NAME_BASE=TRUE	NC PCH_GPI067_CLKOUTPFX3
16	TP_PCH_GPI067_CLKOUTPFX3	NAME_BASE=TRUE	NC PCH_GPI067_CLKOUTPFX3

REG0	70	PCH_VSS_NCTF<1>	70	REG0	70	PCH_VSS_NCTF<15>
REG0	70	PCH_VSS_NCTF<2>	70	REG0	70	PCH_VSS_NCTF<17>
REG0	70	PCH_VSS_NCTF<3>	70	REG0	6	PCH_VSS_NCTF<19>
REG0	70	PCH_VSS_NCTF<4>	70	REG0	6	PCH_VSS_NCTF<19>
REG0	70	PCH_VSS_NCTF<9>	70	REG0	70	PCH_VSS_NCTF<21>
REG0	70	PCH_VSS_NCTF<11>	70	REG0	70	PCH_VSS_NCTF<25>
REG0	70	PCH_VSS_NCTF<12>	70	REG0	70	PCH_VSS_NCTF<27>
				REG0	70	PCH_VSS_NCTF<29>
<hr/>						
8	TP_LVDS_IG_B_CLKEN	=====	TRUE	NC_LVDS_IG_B_CLKEN	=====	
			NOPE_BAISE=TRUE			
8	TP_LVDS_IG_B_CLKP	=====	TRUE	NC_LVDS_IG_B_CLKP	=====	
			NOPE_BAISE=TRUE			
	TP_LVDS_IG_BKL_PWM	=====	TRUE	NC_LVDS_IG_BKL_PWM	=====	
			NOPE_BAISE=TRUE			
<hr/>						
	SMC_BS_ALERT_L	=====	TRUE	NC_SMC_BS_ALERT_L	=====	


Functional Test / No Test




Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins

DisplayPort Pogo




USB/SD Card Pogo




DisplayPort PCB Stiffener


(Provides PCB support for small finger above J9400)



Digital Ground



T29 Can Slots



CPU signals

26	MEMVTT EN	==	DDRVT EN	26	56
64	DP EXTA ML C P<3..0>	==	DP IG ML P<3..0>	17	TP DP IG B MLP<3..0>
64	DP EXTA ML C N<3..0>	==	DP IG ML N<3..0>	17	TP DP IG B MLN<3..0>
64	DP EXTA AUXCH C P	==	DP IG AUX CH P	17	DP IG B AUX P
64	DP EXTA AUXCH C N	==	DP IG AUX CH N	17	DP IG B AUX N
16	PCIE EXCARD D2R N	==	NC PCIE EXCARD D2RN		
16	PCIE EXCARD D2R P	==	NC PCIE EXCARD D2RP		
16	PCIE EXCARD R2D C N	==	NC PCIE EXCARD R2D CN		
16	PCIE EXCARD R2D C P	==	NC PCIE EXCARD R2D CP		
16	PCIE CLK100M EXCARD N	==	NC PCIE CLK100M EXCARDN		
16	PCIE CLK100M EXCARD P	==	NC PCIE CLK100M EXCARDP		
16	PEG CLK100M P	==	NC PEG CLK100MP		
16	PEG CLK100M N	==	NC PEG CLK100MN		
68	MEM A CLK P<1>	==	TP MEM A CLKP<1>		
68	MEM A CLK N<1>	==	TP MEM A CLKN<1>		
68	MEM A CKE<1>	==	NC MEM A CKE<1>		
68	MEM A CS L<1>	==	NC MEM A CS L<1>		
68	MEM A ODT<1>	==	NC MEM A ODT<1>		
68	MEM B CLK P<1>	==	TP MEM B CLKP<1>		
68	MEM B CLK N<1>	==	TP MEM B CLKN<1>		
68	MEM B CKE<1>	==	NC MEM B CKE<1>		
68	MEM B CS L<1>	==	NC MEM B CS L<1>		
68	MEM B ODT<1>	==	NC MEM B ODT<1>		
68	MEM A A<15>	==	TP MEM A A<15>		
68	MEM B A<15>	==	TP MEM B A<15>		
16	TP_PCH_CLKOUT_DFN	==	DPLL_REF_CLK_N	10	67
16	TP_PCH_CLKOUT_DEP	==	DPLL_REF_CLK_P	10	67

9	=PEG_R2D_C_P<3..0>	67	=PEG_R2D_C_P<3..0>		PCIE_T29_R2D_C_P<3..0>	34	70
9	=PEG_R2D_C_N<3..0>	67	=PEG_R2D_C_N<3..0>		PCIE_T29_R2D_C_N<3..0>	34	70
9	=PEG_D2R_P<3..0>	67	=PEG_D2R_P<3..0>		PCIE_T29_D2R_P<3..0>	34	70
9	=PEG_D2R_N<3..0>	67	=PEG_D2R_N<3..0>		PCIE_T29_D2R_N<3..0>	34	70

T29 DP Ports

17	TP_DP_IG_C_HPD	==	DP_T29SNK0_HPD	34	70
17	TP_DP_IG_C_MLP<3..0>	==	DP_T29SNK0_ML_C_P<3..0>	34	72
17	TP_DP_IG_C_MLN<3..0>	==	DP_T29SNK0_ML_C_N<3..0>	34	72
17	TP_DP_IG_C_AUXP	==	DP_T29SNK0_AUXCH_C_P	34	72
17	TP_DP_IG_C_AUXN	==	DP_T29SNK0_AUXCH_C_N	34	72
17	TP_DP_IG_D_HPD	==	DP_IG_D_HPD		

LVDS Aliases


6	TP_LVDS_IG_B_CLKP	==	LVDS_IG_B_CLK_P	69	
6	TP_LVDS_IG_B_CLKN	==	LVDS_IG_B_CLK_N	69	
6	NC_LVDS_IG_B_DATAP<0..3>	==	LVDS_IG_B_DATA_P<0..3>	69	
6	NC_LVDS_IG_B_DATAN<0..3>	==	LVDS_IG_B_DATA_N<0..3>	69	
6	NC_LVDS_IG_A_DATAP<3>	==	LVDS_IG_A_DATA_P<3>	69	
6	NC_LVDS_IG_A_DATAN<3>	==	LVDS_IG_A_DATA_N<3>	69	
66	LCD_BKLT_PWM	==	LVDS_IG_BKL_PWM	17	
63	LCD_IG_PWR_EN	==	LVDS_IG_PANEL_PWR	17	
66	LCD_BKLT_EN	==	LVDS_IG_BKL_ON	17	

SATA Aliases


Unused SATA ODD Signals

69	16	NEW	SATA_ODD_R2D_C_P	==	NC_SATA_ODD_R2DCP		
69	16	NEW	SATA_ODD_R2D_C_N	==	NC_SATA_ODD_R2DCN		
69	16	NEW	SATA_ODD_D2R_P	==	NC_SATA_ODD_D2RP		
69	16	NEW	SATA_ODD_D2R_N	==	NC_SATA_ODD_D2RN		

T29_A_BIAS caps




DP_A_BIAS caps



T29 Aliases

Unused USB ports




Unused PGOOD signal

TP_P1V5S3RS0_RAMP_DONE	==	P1V5S3RS0_RAMP_DONE	IN	61
TP_DDRREG_PGOOD	==	DDRREG_PGOOD	IN	56

T29 JTAG

23	19	NEW	JTAG_ISP_TCK	==	JTAG_T29_TCK_R	1	34
19	NEW	JTAG_ISP_TDI	==	JTAG_T29_TDI			
19	NEW	JTAG_ISP_TDO	==	JTAG_T29_TDO			

SYNC MASTER=K91 MLB		SYNC DATE=05/15/2010	
PAGE TITLE		PAGE TITLE	
Signal Aliases		Signal Aliases	
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	9 OF 109
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	8 OF 75
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





D

C

B

A

D

C

B

A

OMIT_TABLE CRITICAL										OMIT_TABLE CRITICAL									
SANDY-BRIDGE MOBILE-2C-35W										SANDY-BRIDGE MOBILE-2C-35W									
MEMORY CHANNEL A										MEMORY CHANNEL B									
MEM A DO<0>										MEM B DO<0>									
MEM A DO<1>										MEM B DO<1>									
MEM A DO<2>										MEM B DO<2>									
MEM A DO<3>										MEM B DO<3>									
MEM A DO<4>										MEM B DO<4>									
MEM A DO<5>										MEM B DO<5>									
MEM A DO<6>										MEM B DO<6>									
MEM A DO<7>										MEM B DO<7>									
MEM A DO<8>										MEM B DO<8>									
MEM A DO<9>										MEM B DO<9>									
MEM A DO<10>										MEM B DO<10>									
MEM A DO<11>										MEM B DO<11>									
MEM A DO<12>										MEM B DO<12>									
MEM A DO<13>										MEM B DO<13>									
MEM A DO<14>										MEM B DO<14>									
MEM A DO<15>										MEM B DO<15>									
MEM A DO<16>										MEM B DO<16>									
MEM A DO<17>										MEM B DO<17>									
MEM A DO<18>										MEM B DO<18>									
MEM A DO<19>										MEM B DO<19>									
MEM A DO<20>										MEM B DO<20>									
MEM A DO<21>										MEM B DO<21>									
MEM A DO<22>										MEM B DO<22>									
MEM A DO<23>										MEM B DO<23>									
MEM A DO<24>										MEM B DO<24>									
MEM A DO<25>										MEM B DO<25>									
MEM A DO<26>										MEM B DO<26>									
MEM A DO<27>										MEM B DO<27>									
MEM A DO<28>										MEM B DO<28>									
MEM A DO<29>										MEM B DO<29>									
MEM A DO<30>										MEM B DO<30>									
MEM A DO<31>										MEM B DO<31>									
MEM A DO<32>										MEM B DO<32>									
MEM A DO<33>										MEM B DO<33>									
MEM A DO<34>										MEM B DO<34>									
MEM A DO<35>										MEM B DO<35>									
MEM A DO<36>										MEM B DO<36>									
MEM A DO<37>										MEM B DO<37>									
MEM A DO<38>										MEM B DO<38>									
MEM A DO<39>										MEM B DO<39>									
MEM A DO<40>										MEM B DO<40>									
MEM A DO<41>										MEM B DO<41>									
MEM A DO<42>										MEM B DO<42>									
MEM A DO<43>										MEM B DO<43>									
MEM A DO<44>										MEM B DO<44>									
MEM A DO<45>										MEM B DO<45>									
MEM A DO<46>										MEM B DO<46>									
MEM A DO<47>										MEM B DO<47>									
MEM A DO<48>										MEM B DO<48>									
MEM A DO<49>										MEM B DO<49>									
MEM A DO<50>										MEM B DO<50>									
MEM A DO<51>										MEM B DO<51>									
MEM A DO<52>										MEM B DO<52>									
MEM A DO<53>										MEM B DO<53>									
MEM A DO<54>										MEM B DO<54>									
MEM A DO<55>										MEM B DO<55>									
MEM A DO<56>										MEM B DO<56>									
MEM A DO<57>										MEM B DO<57>									
MEM A DO<58>										MEM B DO<58>									
MEM A DO<59>										MEM B DO<59>									
MEM A DO<60>										MEM B DO<60>									
MEM A DO<61>										MEM B DO<61>									
MEM A DO<62>										MEM B DO<62>									
MEM A DO<63>										MEM B DO<63>									
MEM A BA<0>										MEM B BA<0>									
MEM A BA<1>										MEM B BA<1>									
MEM A BA<2>										MEM B BA<2>									
MEM A CAS L										MEM B CAS L									
MEM A RAS L										MEM B RAS L									
MEM A WE L										MEM B WE L									

D

C

B



A

D

C

B

A




All INTEL recommendations from Intel doc #4439028 Huron River Platform Power Design Guide

Processor Load Line : -2.9 mOhms

CPU VCORE DECOUPLING


Intel recommendation (Table 7-1): 16x 2.2uF, 12x 22uF, 3x 330uF

12 9 7 =PPVCORE_S0_CPU




PLACEMENT_NOTE (C1655-C1666):

Place close to U1000 on top side.



PLACEMENT_NOTE (C1667-C1679):

PLACEMENT_NOTE (C1640-C1645):




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF

PLACEMENT_NOTE (C1684-C1697):



Place on bottom side of U1000

12 10 9 7 =PP1V05_S0_CPU_VCCIO




PLACEMENT_NOTE (C1672-C1681):

Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




Note: The smallest 10mOhm available in the library are 0805s

CPU VCCPLL DECOUPLING


Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):

Place near U1000 on top side



CPU VCCPLL Low pass filter


PAGE TITLE		
CPU DECOUPLING-I		
 Apple Inc.	DRAWING NUMBER	051-8870
	REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	16 OF 109
	SHEET	14 OF 75

VAXG DECOUPLING


Graphics Load Line : -3.9 mOhms

Intel recommendation (section 6.3): 18x 1uF(9 no-stuff), 10x 104F(2 no-stuff), 8x 22uF(2 no stuff), 4x 470uF(2 no-stuff)


PLACEMENT_NOTE (C1700-C1710):




PLACEMENT_NOTE (C1711-C1716):



PLACEMENT_NOTE (C1717-C1722):




PLACEMENT_NOTE (C1723-C1724):



CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.13): 10x 1uF, 8x 10uF, 1x 330uF


PLACEMENT_NOTE (C1738-C1747):



Place close to U1000 on bottom side




Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




CPU VCCSA DECOUPLING


Intel recommendation (Section 6.6): 3x 1uF, 3x 10uF, 1x 330uF

PLACEMENT_NOTE (C1758-C1762):











D

C

B



A


D

C



B

A





PAGE TITLE		PCH GROUNDS		DRAWING NUMBER		SIZE	
 Apple Inc.		051-8870		D			
		REVISION		3.13.0			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		PAGE		SHEET	
				23 OF 109			
				21 OF 75			





PCH MICRO2-XDP CONNECTOR
NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug







The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	0	1	1	0	0	1
3	0	0	0	1	X	0	0	0
S3	4	0	0	1	X	0	0	1
to	5	0	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYMC PART#=N11 MEM

SYMC DATE=12/13/2015

CPU Memory S3 Support

 Apple Inc.

DRAWING NUMBER
051-8870

REVISION
3.13.0

BRANCH

PAGE
28 OF 109

SHEET
26 OF 75

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

D

C


C

B


B


A


A




A14/A15 FOR 2G/4G MONO ONLY
CS1 IS FOR 2G DDP RANK CONTROL


SYNC MASTER=K78 MLB		SYNC DATE=12/07/2010	
PAGE TITLE			
DDR3 DRAM CHANNEL A (0-31)			
 Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 109
		SHEET	27 OF 75






www.laptopblue.vn









1





Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=K75 MLB		SYNC DATE=01/10/2011	
PAGE TITLE			
T29 Host (2 of 2)			
 Apple Inc.	DRAWING NUMBER	051-8870	SIZE
	REVISION	3.13.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		37 OF 109	
SHEET		35 OF 75	

D

BOM options provided by this page:
T29BST:Y - Stuffs 18V boost circuitry.



C




B




A




Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max


SYNC MASTER=K78 MLR		SYNC DATE=01/10/2011	
PAGE 111111			
T29 Power Support			
	Apple Inc.		DRAWING NUMBER 051-8870
			SIZE D
			REVISION 3.13.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I TO NOT REPRODUCE OR COPY IT I TO NOT REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
		BRANCH PAGE 38 OF 109	
		SHEET 36 OF 75	



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
X21 WIRELESS CONNECTOR			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-8870		D
REVISION		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		40 OF 109	
		SHEET	
		37 OF 75	



Right USB Port A




Current limit (R4600): 2.3A max

We can add protection to 5V if we want, but leaving NC for now

Place L4605 at connector pin

USB/SMC Debug Mux



D

D

C


C


B

B






A

A





SYNC MASTER=K21_MLB		SYNC DATE=11/09/2010	
PAGE TITLE			
Left I/O (LIO) Connector			
 Apple Inc.	DRAWING NUMBER	051-8870	SIZE D
	REVISION	3.13.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 47 OF 109	SHEET 40 OF 75


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.




SYNC MASTER=K7S MLB		SYNC DATE=01/10/2013	
PAGE TITLE			
SMC			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-8870	D
		REVISION	3.13.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	49 OF 109
		SHEET	41 OF 75




LPC+SPI Connector




SPI Bus Series Termination







PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU 1.05V VCCIO Current Sense / Filter




GFX/IG Vcore Voltage Sense / Filter




SYNC MASTER=K78.MLB		SYNC DATE=01/10/2011	
Voltage & Load Side Current Sensing		DRAWING NUMBER	051-8870
Apple Inc.		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 75
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CPU Proximity Sensor




T29 Die




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORTISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5485		HDDISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLTISNS_PROD


Replacing caps with 100K PD on ISENSE SMC inputs

T29,MLB Bottom & Inlet Proximity Sensors




SYNC MASTER=K75 MLB		SYNC DATE=01/16/2013	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	SIZES
		051-8870	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		3.13.0	
		BRANCH	
		PAGE	
		55	OF 109
		SHEET	
		47	OF 75


FAN CONNECTOR




IPD Flex Connector




Keyboard Backlight Driver & Detection




Keyboard Backlight Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0704	2	CAP, CER, 0.22UF, 10V, 50V, XSR, 0603	C5755, C5756		KB_BL

SYNC MASTER=K7S MLB		SYNC DATE=01/10/2013	
PAGE TITLE			
IPD / KBD Backlight			
 Apple Inc.		DRAWING NUMBER	051-8870
		SIZE	D
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		57 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		49 OF 75	
IV ALL RIGHTS RESERVED			



D

D

C


C


B

B


A

A




SYNC MASTER=K7S MLB		SYNC DATE=01/10/2013	
PAGE TITLE			
AUDIO0: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8870		D
	REVISION		
		3.13.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		62 OF 109	
SHEET			
51 OF 75			



MLB to LIO Power Cable Connector



Debug LEDs
(For development only)




K16-Specific
Battery Connector





3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator





Right Speaker Connector



SYMC PART#-JACK K892		SYMC DATE=08/20/2015	
PAGE TITLE			
DC-In & Battery Connectors			
 Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	69 OF 109
		SHEET	52 OF 75



SYNC MASTER=K78 MLB		SYNC DATE=12/03/2010	
PAGE TITLE			
PBus Supply & Battery Charger			
	Apple Inc.		DRAWING NUMBER 051-8870
			SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION 3.13.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 70 OF 109 SHEET 53 OF 75	



VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V

A

8

7

6

5

4

3

2

1

D

D

C


C

B

B

A

A




Vout = 1.5V
14.1A max output
(Q7335 limit)
f = 400 kHz

1.5V DDR3 Supply			
Apple Inc.		DRAWING NUMBER	051-8870
		REVISION	3.13.0
		BRANCH	
		PAGE	73 OF 109
		SHEET	56 OF 75
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




1


CPU=Sandy Bridge ULV, AXG=GT2



7




1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.





1.5V S0 LDO





1.05V S0 LDO

















CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+STANDARD	+STANDARD
CPU_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+STANDARD	+STANDARD
CPU_27P4S	*	+27P4_OHM_SE	+27P4_OHM_SE	+27P4_OHM_SE	+27P4_OHM_SE	7 MIL	7 MIL
CPU_XDP_BPM	TOP,BOTTOM	100 MIL	100 MIL	100 MIL	100 MIL	+STANDARD	+STANDARD
CPU_XDP_BPM	*	+CPU_50S	+CPU_50S	+CPU_50S	+CPU_50S	+CPU_50S	+CPU_50S

NOTE: CPU_XDP_BPM physical constraint is to prevent routing on outer layers.
NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	+STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	+2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	+2x_DIELECTRIC	?

Most CPU signals with impedance requirements are 50-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF
CLK_PCIE_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	+3x_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	+4x_DIELECTRIC	?

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>
	CPU_50S	CPU_AGTL	FDI FSYNC<1..0>
	CPU_50S	CPU_AGTL	FDI LSYNC<1..0>
	CPU_50S	CPU_AGTL	FDI INT
CPU_PECT	CPU_50S	PCIE	CPU PECT
PM_SYNC	CPU_50S	CPU_AGTL	PM SYNC
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM PWRGD
	CPU_50S	CPU_ITP	XDP DBRESET L
	CPU_50S	CPU_ITP	XDP CPU PRDY L
	CPU_50S	CPU_ITP	XDP CPU PREO L
	CPU_50S	CPU_AGTL	PM EXT TS L<0>
	CPU_50S	CPU_AGTL	PM EXT TS L<1>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<0>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<1>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<2>
	CPU_50S	CPU_ITP	CPU CFG<11..0>
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR L
	CPU_50S	CPU_AGTL	CPU VCCIO SEL
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM THERMTRIP L
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU_P
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU_N
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKP
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKN
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M_P
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M_N
ITPXDP_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP CLK100M_P
ITPXDP_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPXDP CLK100M_N
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M_P
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M_N
	CPU_27P4S	CPU_COMP	EDP_COMP
	CPU_27P4S	CPU_COMP	CPU PEG_COMP
XDP_TDI	CPU_50S	CPU_ITP	XDP CPU TDI
XDP_TDO	CPU_50S	CPU_ITP	XDP CPU TDO
XDP_TMS	CPU_50S	CPU_ITP	XDP CPU TMS
XDP_TCK	CPU_50S	CPU_ITP	XDP CPU TCK
XDP_TRST_L	CPU_50S	CPU_ITP	XDP CPU TRST_L
XDP_BPM_L	CPU_XDP_BPM	CPU_ITP	XDP BPM L<7..0>
XDP_BPM_R_L	CPU_50S	CPU_ITP	CPU CFG<15..12>
(PBR_CUREST_L)	CPU_50S	CPU_ITP	XDP CPURST_L
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU VCCIOSENSE_P
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU VCCIOSENSE_N
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_SENSE_P
CPU_VCCAXG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_SENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VDDO_SENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VDDO_SENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_VALSENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG_VALSENSE_N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCC_VALSENSE_P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCC_VALSENSE_N
CPU_SVIDALERT_L	CPU_50S	CPU_COMP	CPU_VIDALERT_L
CPU_SVIDSCCLK	CPU_50S	CPU_COMP	CPU_VIDSCCLK
CPU_SVIDSOUT	CPU_50S	CPU_COMP	CPU_VIDSOUT
	PCIE_85D	PCIE	PEG R2D P<15..0>
	PCIE_85D	PCIE	PEG R2D N<15..0>
	PCIE_85D	PCIE	PEG R2D_C P<15..0>
	PCIE_85D	PCIE	PEG R2D_C N<15..0>
	PCIE_85D	PCIE	PEG D2R P<15..0>
	PCIE_85D	PCIE	PEG D2R N<15..0>
	PCIE_85D	PCIE	PEG D2R_C P<15..0>
	PCIE_85D	PCIE	PEG D2R_C N<15..0>

CPU_VCCSA_VID<0>
CPU_VCCSA_VID<1>

SYNOPSIS: CPU CONSTRAINTS

SYNOPSIS DATE: 01/06/2011

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8870

REVISION
3.13.0

BRANCH

PAGE
100 OF 109

SHEET
67 OF 75

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	~37_OBM_SE	+37_OBM_SE	+37_OBM_SE	+37_OBM_SE	~STANDARD	~STANDARD
MEM_40S	*	~40_OBM_SE	+40_OBM_SE	+40_OBM_SE	+40_OBM_SE	~STANDARD	~STANDARD
MEM_55S	*	+55_OBM_SE	+55_OBM_SE	+55_OBM_SE	+55_OBM_SE	~STANDARD	~STANDARD
MEM_72D	*	+72_OBM_DIFF	+72_OBM_DIFF	+72_OBM_DIFF	+72_OBM_DIFF	+72_OBM_DIFF	+72_OBM_DIFF
MEM_50S	TOP, BOTTOM	Y	+50_OBM_SE	+50_OBM_SE	+50_OBM_SE	~STANDARD	~STANDARD
MEM_85D	TOP, BOTTOM	Y	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF
MEM_50S	ISL3, ISL4, ISL9, ISL10	Y	+50_OBM_SE	+50_OBM_SE	+50_OBM_SE	~STANDARD	~STANDARD
MEM_85D	ISL3, ISL4, ISL9, ISL10	Y	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	8 11 27 28 32
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CKE<3..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A CS L<3..0>	8 11 27 28 32
MEM_A_CTRL	MEM_55S	MEM_CTRL	MEM A ODT<3..0>	8 11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<15..0>	8 11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BA<2..0>	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L	11 27 28 32
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L	11 27 28 32
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	11 27
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	11 27
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	11 27
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	11 27
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	11 28
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	11 28
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	11 28
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	11 28
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	11 27
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>	11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	11 27
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>	11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	11 27
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>	11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	11 27
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>	11 27
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	11 28
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>	11 28
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	11 28
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>	11 28
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	11 28
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>	11 28
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	11 28
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>	11 28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	8 11 29 30 32
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CKE<3..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B CS L<3..0>	8 11 29 30 32
MEM_B_CTRL	MEM_55S	MEM_CTRL	MEM B ODT<3..0>	8 11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<15..0>	8 11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BA<2..0>	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L	11 29 30 32
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	11 29 30 32
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	11 29
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	11 29
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	11 29
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	11 29
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	11 30
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	11 30
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	11 30
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	11 30
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	11 29
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	11 29
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	11 29
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	11 29
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	11 29
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	11 30
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	11 30
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	11 30
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	11 30
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	11 30
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	11 30
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	11 30
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	11 30
		MEM_PWR	PP1V5 S3RS0	7
		MEM_PWR	PP1V5 S3	7
		MEM_PWR	PP0V75 S3 MEM VREFCA A	27 28 29 30 31
		MEM_PWR	PP0V75 S3 MEM VREFDQ A	9 27 28 29 30 31

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2CLK	*	0.6 MM	?
MEM_CTRL2CTRL	*	0.2 MM	?
MEM_CMD2CTRL	*	0.2 MM	?
MEM_CMD2CMD	*	0.2 MM	?
MEM_DATA2DATA	*	0.14 MM	?
MEM_DQS2DQS	*	0.4 MM	?
MEM_MEM2OTHERMEM	*	0.4 MM	?
MEM_PWR	*	+DNR_P2MM	?
MEM_20RD	*	+GND_P2MM	?
MEM_20THER	*	0.6 MM	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_PWR	*	MEM_P2WR
MEM_CTRL	MEM_PWR	*	MEM_P2WR
MEM_CMD	MEM_PWR	*	MEM_P2WR
MEM_DATA	MEM_PWR	*	MEM_P2WR
MEM_DQS	MEM_PWR	*	MEM_P2WR

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	MEM_20RD
MEM_CTRL	GND	*	MEM_20RD
MEM_CMD	GND	*	MEM_20RD
MEM_DATA	GND	*	MEM_20RD
MEM_DQS	GND	*	MEM_20RD

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_CLK	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CLK	MEM_DQS	*	MEM_MEM2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CMD	MEM_DQS	*	MEM_MEM2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CMD	MEM_CMD	*	MEM_CMD2CTRL
MEM_CTRL	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_CTRL	MEM_DQS	*	MEM_MEM2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_MEM2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CTRL	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_CMD	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_DATA	*	MEM_MEM2OTHERMEM
MEM_DQS	MEM_DQS	*	MEM_DQS2DQS

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow +PGA guidelines per Huron River SFF DG rev1.0 (#438297).

DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.

DQ to DQS matching per byte lane should be within 0.127mm.

DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm].

CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm.

CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs.

A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm.

DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.


Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm.

SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

SYMC PART#E11 CONSTRAINTS

SYMC DATE=01/06/2011

Memory Constraints

 Apple Inc.

DRAWING NUMBER051-8870

REVISION3.13.0

BRANCH

PAGE101 OF 109

SHEET68 OF 75

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF
LVDS_90D	*	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	+3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	+4x_DIELECTRIC	?
LVDS	*	+3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	+4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF	+90_OBM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	+4x_DIELECTRIC	?	SATA	TOP,BOTTOM	+3x_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?				

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	+STANDARD	8 MIL	8 MIL	+STANDARD	+STANDARD	+STANDARD
USB_85D	*	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF	+85_OBM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	+2x_DIELECTRIC	?	USB	TOP,BOTTOM	+4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_ML	DP_85D	DISPLAYPORT	DP IG ML P<3..0>	8
DP_ML	DP_85D	DISPLAYPORT	DP IG ML N<3..0>	8
DP_EXT_AUXCH	DP_85D	DISPLAYPORT	DP IG AUX_CH P	8
DP_EXT_AUXCH	DP_85D	DISPLAYPORT	DP IG AUX_CH N	8
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS IG A_CLK P	
LVDS_IG_A_CLK	LVDS_90D	LVDS	LVDS IG A_CLK N	
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS IG A_DATA P<2..0>	
LVDS_IG_A_DATA	LVDS_90D	LVDS	LVDS IG A_DATA N<2..0>	
	LVDS_90D	LVDS	LVDS IG A_DATA P<3>	8
	LVDS_90D	LVDS	LVDS IG A_DATA N<3>	8
	LVDS_90D	LVDS	LVDS IG B_DATA P<3..0>	8
	LVDS_90D	LVDS	LVDS IG B_DATA N<3..0>	8
	LVDS_90D	LVDS	LVDS IG B_CLK P	8
	LVDS_90D	LVDS	LVDS IG B_CLK N	8
	SATA_90D	SATA	SATA HDD R2D_C_P	16 38
	SATA_90D	SATA	SATA HDD R2D_C_N	16 38
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D_P	6 38
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D_N	6 38
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R_P	16 38
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R_N	16 38
	SATA_90D	SATA	SATA HDD D2R_C_P	6 38
	SATA_90D	SATA	SATA HDD D2R_C_N	6 38
	SATA_90D	SATA	SATA ODD R2D_C_P	8 16
	SATA_90D	SATA	SATA ODD R2D_C_N	8 16
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D_P	
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D_N	
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R_P	8 16
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R_N	8 16
	SATA_90D	SATA	SATA HDD R2D_RC_P	
	SATA_90D	SATA	SATA HDD R2D_RC_N	
	SATA_90D	SATA	SATA HDD D2R_RC_P	
	SATA_90D	SATA	SATA HDD D2R_RC_N	
PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP	16
USB_HUB1_UP	USB_85D	USB	USB HUB1_UP_P	18 24
	USB_85D	USB	USB HUB1_UP_N	18 24
USB_HUB2_UP	USB_85D	USB	USB HUB2_UP_P	18 24
	USB_85D	USB	USB HUB2_UP_N	18 24
USB_EXT_A	USB_85D	USB	USB_EXT_A_P	24 39
USB_EXT_A	USB_85D	USB	USB_EXT_A_N	24 39
USB_EXT_B	USB_85D	USB	USB_EXT_B_P	
	USB_85D	USB	USB_EXT_B_N	
USB_EXT_C	USB_85D	USB	USB_EXT_C_P	
	USB_85D	USB	USB_EXT_C_N	
USB_EXT_D	USB_85D	USB	USB_EXT_D_P	6 24 40
	USB_85D	USB	USB_EXT_D_N	6 24 40
USB_EXT_D	USB_85D	USB	USB_T29A_P	8 24
	USB_85D	USB	USB_T29A_N	8 24
	USB_85D	USB	T29_A_RSVD_P	8 64
	USB_85D	USB	T29_A_RSVD_N	8 64
USB_CAMERA	USB_85D	USB	USB_CAMERA_P	6 18 40
	USB_85D	USB	USB_CAMERA_N	6 18 40
USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P	
	USB_85D	USB	USB_CAMERA_CONN_N	
USB_BT	USB_85D	USB	USB_BT_P	6 24 37
USB_BT	USB_85D	USB	USB_BT_N	6 24 37
USB_TPAD	USB_85D	USB	USB_TPAD_P	49
	USB_85D	USB	USB_TPAD_N	49
USB_IR	USB_85D	USB	USB_IR_P	
	USB_85D	USB	USB_IR_N	
USB_SDCARD	USB_85D	USB	USB_SDCARD_P	24 33
	USB_85D	USB	USB_SDCARD_N	24 33
USB_BRCRYPT	USB_85D	USB	USB_BRCRYPT_P	
	USB_85D	USB	USB_BRCRYPT_N	
PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	18
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	16 25
	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_PCH_P	8
	CLK_PCIE_90D	CLK_PCIE	FSB_CLK133M_PCH_N	8
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	16 25
PCH_DIFCLK_UNUSED	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	16 25
	CPU_50S	CLK_PCIE	PCH_CLK14P3M_REFCLK	16 25
LPC_CLK33M	CPU_50S	CLK_PCIE	PCH_CLK33M_PCIIN	16 25
GFX_CLK_DLLSS	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DLLSS_P	
GFX_CLK_DLLSS	CLK_PCIE_90D	CLK_PCIE	GFX_CLK120M_DLLSS_N	

D

C

B

A

CAESAR IV (Ethernet) Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	8MIL	?












CAESAR IV (Ethernet PHY) Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF









SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	8.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

Ethernet Net Properties			
ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALI
	ENET_50S	ENET_3X	BCM5764_CLK25M_XTALO
	ENET_50S	ENET_3X	ENET_RESET_L
	ENET_MDI	ENET_MDI	ENET_MDI_P<3..0>
	ENET_100D	ENET_MDI	ENET_MDI_N<3..0>
	ENET_50S	ENET_CR_DATA	ENET_CR_DATA<7..0>
	ENET_50S	ENET_CR_DATA	ENET_CR_CMD
	ENET_50S	ENET_CR_DATA	ENET_CR_CLK
	ENET_50S	ENET_CR_DATA	SDCONN_DATA<7..0>
	ENET_50S	ENET_CR_DATA	SDCONN_CMD
	ENET_50S	ENET_CR_DATA	SDCONN_CLK

FireWire Net Properties			
ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	FW_110D	FW_TP	FW_P0_TPA_P
	FW_110D	FW_TP	FW_P0_TPA_N
	FW_110D	FW_TP	FW_P0_TPB_P
	FW_110D	FW_TP	FW_P0_TPB_N
	FW_110D	FW_TP	FW_P1_TPA_P
	FW_110D	FW_TP	FW_P1_TPA_N
	FW_110D	FW_TP	FW_P1_TPB_P
	FW_110D	FW_TP	FW_P1_TPB_N
Part 2 Not Used			

D

C

B

A

D

C

B

A

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	+2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	+55_OHM_SR	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	+2x_DIELECTRIC	?

DP/T29 Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF
T29DP_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	+5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	+7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>	8 34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>	8 34
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0>	34
DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0>	34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P	8 34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N	8 34
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P	34
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N	34
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>	
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>	
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0>	
DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0>	
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P	
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N	
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P	
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N	
T29_I2C_55S	T29_I2C	I2C T29_SCL		34 44
T29_I2C_55S	T29_I2C	I2C T29_SDA		34 44
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK	34
T29_SPI_MOST	T29_SPI_55S	T29_SPI	T29_SPI MOSI	34
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI MISO	34
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI CS L	34
T29DP_80D	T29DP	T29DP	T29 R2D C P<3..0>	8 34 64
T29DP_80D	T29DP	T29DP	T29 R2D C N<3..0>	8 34 64
T29DP_80D	T29DP	T29DP	T29 D2R P<3..0>	8 34 64
T29DP_80D	T29DP	T29DP	T29 D2R N<3..0>	8 34 64
T29_R2D0	T29DP_80D	T29DP	T29 R2D P<0>	64
T29_R2D0	T29DP_80D	T29DP	T29 R2D N<0>	64
T29_R2D1	T29DP_80D	T29DP	T29 R2D P<1>	64
T29_R2D1	T29DP_80D	T29DP	T29 R2D N<1>	64
T29DP_80D	T29DP	T29DP	T29 R2D C F P<1..0>	64
T29DP_80D	T29DP	T29DP	T29 R2D C F N<1..0>	64
T29_D2R0	T29DP_80D	T29DP	T29 D2R C P<0>	64 65
T29_D2R0	T29DP_80D	T29DP	T29 D2R C N<0>	64 65
T29_D2R1	T29DP_80D	T29DP	T29 D2R C P<1>	64 65
T29_D2R1	T29DP_80D	T29DP	T29 D2R C N<1>	64 65
T29DP_80D	T29DP	T29DP	T29DPA D2R1 AUXCH P	65
T29DP_80D	T29DP	T29DP	T29DPA D2R1 AUXCH N	65
T29DP_80D	T29DP	T29DP	DP SDRVA ML C P<3..0>	64
T29DP_80D	T29DP	T29DP	DP SDRVA ML C N<3..0>	64
T29DP_80D	T29DP	T29DP	DP SDRVA ML R P<3..0>	64
T29DP_80D	T29DP	T29DP	DP SDRVA ML R N<3..0>	64
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<0>	64
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<0>	64
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML P<1>	64
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML N<1>	64
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<2>	64
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<2>	64
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML P<3>	64
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML N<3>	64
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH P	64
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH N	64
T29DP_80D	T29DP	T29DP	DP SDRVA AUXCH C P	64
T29DP_80D	T29DP	T29DP	DP SDRVA AUXCH C N	64
T29DPA_ML_ODD			T29DPA ML P<1>	64 65
T29DPA_ML_ODD			T29DPA ML N<1>	64
T29DPA_ML_ODD			T29DPA ML P<3>	64 65
T29DPA_ML_ODD			T29DPA ML N<3>	64
T29DP_80D	T29DP	T29DP	T29DPA ML P<3..0>	64 65
T29DP_80D	T29DP	T29DP	T29DPA ML N<3..0>	64 65
T29DP_80D	T29DP	T29DP	T29DPA ML C P<3..0>	64 65
T29DP_80D	T29DP	T29DP	T29DPA ML C N<3..0>	64 65
DP_A_EXT_AUXCH	T29DP_80D	T29DP	DP A EXT AUXCH P	64 65
DP_A_EXT_AUXCH	T29DP_80D	T29DP	DP A EXT AUXCH N	64 65

T29/DP Net Properties

T29 IC Net Properties

D











C

B





A

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1T01_DIFFPAIR	*	~STANDARD	~STANDARD	~STANDARD	~STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SMBUS_SMC_A_S3_SCL	SMB_50S	SMB	SMBUS_SMC_A_S3_SCL	44
 SMBUS_SMC_A_S3_SDA	SMB_50S	SMB	SMBUS_SMC_A_S3_SDA	44
 SMBUS_SMC_B_S0_SCL	SMB_50S	SMB	SMBUS_SMC_B_S0_SCL	44
 SMBUS_SMC_B_S0_SDA	SMB_50S	SMB	SMBUS_SMC_B_S0_SDA	44
 SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	44
 SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	44
 SMBUS_SMC_BSA_SCL	SMB_50S	SMB	SMBUS_SMC_BSA_SCL	6 44
 SMBUS_SMC_BSA_SDA	SMB_50S	SMB	SMBUS_SMC_BSA_SDA	6 44
 SMBUS_SMC_MGMT_SCL	SMB_50S	SMB	SMBUS_SMC_MGMT_SCL	44
 SMBUS_SMC_MGMT_SDA	SMB_50S	SMB	SMBUS_SMC_MGMT_SDA	44

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	53
 CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_N	53
 CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	53
 CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_N	53

D

C


B

A

SYMC MASTER=CELL CONSTRAINTS

SYMC DATE=01/06/2011

SMC Constraints

 Apple Inc.

DRAWING NUMBER051-8870

REVISION3.13.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE106 OF 109

SHEET73 OF 75

D

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRSL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
MEM_57S	*	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.076 MM	10 MM	OVERWRITE	OVERWRITE
OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
USB_85D	TOP	OVERWRITE	OVERWRITE	0.1 MM	500 MIL	OVERWRITE	OVERWRITE
OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
CPU_27P4S	TOP	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE
CLK_PCIE_90D	TOP	OVERWRITE	OVERWRITE	0.09 MM	400 MIL	OVERWRITE	OVERWRITE
OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE	OVERWRITE

B

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

8

7

6

5

4

3

2

1

K21/K78 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_100D	ENETCONN	ENETCONN	ENETCONN P<3...0>
ENET_100D	ENETCONN	ENETCONN	ENETCONN N<3...0>
SATA_90D	SATA	SATA	SATA ODD D2R UF P
SATA_90D	SATA	SATA	SATA ODD D2R UF N
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR OUT P
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR OUT N
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR IN P
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR IN N
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR IN P
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR IN N
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR OUT P
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR OUT N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS D2 P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS D2 N
CPU_THERMD	THERM_1T01_55S	THERM	CPU_THERMD P
CPU_THERMD	THERM_1T01_55S	THERM	CPU_THERMD N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29_THERMD P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29_THERMD N
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29_MLBOT_THMSNS P
SENSE_DIFFPAIR	THERM_1T01_55S	THERM	T29_MLBOT_THMSNS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0_CS P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1 P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1 N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS2 P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS2 N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1G P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS1G N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUM_R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUM_R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUMG_R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUMG_R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISNS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAS0_CS P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSAS0_CS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUMG_P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUI MVP_ISUMG_N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_CPU N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_CPU P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HDD_R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_ODD_R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3 N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V5_S3 P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_P1V8GPU_R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_P1V8GPU_R P
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_AIRPORT P
LVDS_90D	LVDS	LVDS	LVDS_CONN_A_CLK_F N
LVDS_90D	LVDS	LVDS	LVDS_CONN_A_CLK_F P

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SPKRAMP_INR	DIEFFPAIR	AUDIO	SPKRAMP_INR P
SPKRAMP_INR	DIEFFPAIR	AUDIO	SPKRAMP_INR N
MAX98300_R	DIEFFPAIR	AUDIO	MAX98300_R P
MAX98300_R	DIEFFPAIR	AUDIO	MAX98300_R N

K21/K78 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN P
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN N
	1T01_DIFFPAIR		CHGR_CSI_R P
	1T01_DIFFPAIR		CHGR_CSI_R N
	1T01_DIFFPAIR		CHGR_CSO_R P
	1T01_DIFFPAIR		CHGR_CSO_R N
USB_85D	USB	USB	USB2_EXTM_MUXED P
USB_85D	USB	USB	USB2_EXTM_MUXED N
USB_85D	USB	USB	USB2_LT1 P
USB_85D	USB	USB	USB2_LT1 N
USB_85D	USB	USB	CONN_USB2_BT P
USB_85D	USB	USB	CONN_USB2_BT N
USB_85D	USB	USB	USB_LT2 P
USB_85D	USB	USB	USB_LT2 N
DP_85D	DISPLAYPORT	DP_85D	DP_IG_AUX_CH_C P
DP_85D	DISPLAYPORT	DP_85D	DP_IG_AUX_CH_C N
SPK_OUT	DIEFFPAIR	AUDIO	SPKRAMP_L_P_OUT
SPK_OUT	DIEFFPAIR	AUDIO	SPKRAMP_L_N_OUT
SPK_OUT	DIEFFPAIR	AUDIO	SPKRAMP_SUB_P_OUT
SPK_OUT	DIEFFPAIR	AUDIO	SPKRAMP_SUB_N_OUT
SPK_OUT	DIEFFPAIR	AUDIO	SPKRAMP_R_P_OUT
SPK_OUT	DIEFFPAIR	AUDIO	SPKRAMP_R_N_OUT
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_SUB N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_SUB P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_L N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_L P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_R N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_R P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_N_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_P_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO1_N_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO1_P_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_N_L
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_P_L
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INL_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INL_N
SPKRAMP_INR	DIEFFPAIR	AUDIO	SPKRAMP_INR_P
AUD_DIFF	DIEFFPAIR	AUDIO	SPKRAMP_INR_N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INSUB_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INSUB_N
USB_85D	USB	USB	USB_TPAD_R_P
USB_85D	USB	USB	USB_TPAD_R_N
	SB_POWER		PP3V3_S5
	SB_POWER		PP3V3_S0
	GND		GND


Misc Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
USB_EXTM	USB_85D	USB	USB_EXTM_MUXED P
USB_EXTM	USB_85D	USB	USB_EXTM_MUXED N
USB_EXTM	USB_85D	USB	USB_LT1 P
USB_EXTM	USB_85D	USB	USB_LT1 N
USB_TPAD	USB_85D	USB	USB_TPAD_CONN P
USB_TPAD	USB_85D	USB	USB_TPAD_CONN N
SMRUIS_SMC_MGMT_SDA	SMR_55S	SMR	I2C_SMC_SMS_SDA R
SMBUS_SMC_MGMT_SCL	SMR_55S	SMR	I2C_SMC_SMS_SCL R
SMR_55S	SMR	SMR	I2C_TCON_SCL
SMR_55S	SMR	SMR	I2C_TCON_SDA
SMR_55S	SMR	SMR	I2C_TCON_SCL_CONN
SMR_55S	SMR	SMR	I2C_TCON_SDA_CONN

SYMC PARTSHEET CONSTRAINTS

SYMC DATE=01/06/2011

Project Specific Constraints

 Apple Inc.

DRAWING NUMBER
051-8870

REVISION
3.13.0

BRANCH

PAGE
108 OF 109

SHEET
74 OF 75

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

C

B

A

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

K90i Board-Specific Spacing & Physical Constraints							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA		MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.140 MM	0.140 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.1 MM			
37_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.160 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL4, ISL9	Y	0.155MM	0.155 MM		0.130 MM	0.130 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL10	Y	0.095 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.115 MM	0.115 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.195 MM	0.195 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL10	Y	0.074 MM	0.074 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL10	N	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL4, ISL9	Y	0.071 MM	0.071 MM		0.300 MM	0.300 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.280 MM	0.280 MM

NOTE: These are Intel recommended impedances for PEG, unused on K90i.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.120 MM	0.165 MM			
48_OHM_SE	*	Y	0.097 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL10	Y	0.110 MM	0.110 MM		0.170 MM	0.170 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.129 MM	0.129 MM		0.170 MM	0.170 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.180 MM	0.180 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYMC MATERIALS CONSTRAINTS

SYMC DATE=01/06/2011

PCB Rule Definitions

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8870

REVISION
3.13.0

BRANCH

PAGE
109 OF 109

SHEET
75 OF 75

SIZE
D