



Sync^{Date}
Page^(.csa)
Contents
Sync^{Date}

K36 EE DRIS:
RX-RAYMOND XU
DK-DINESH KUMAR
RC-RAY CHANG
MK-MARC KLINGELHOFFER
LT-LAWRENCE TAN
LD-LINDA DUNN
MM-MARY(YUAN) MA

DVT BUILD


Schematic / PCB #'s

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX : _____				NOTICE OF PROPRIETARY PROPERTY	
X.XX : _____		DRAFTER		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
X.XXX : _____		DESIGN CK		I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
ANGLES : _____		ENG APPD		II NOT TO REPRODUCE OR COPY IT	
DO NOT SCALE DRAWING		MFG APPD		III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
		QA APPD		TITLE	
		DESIGNER		SCHEM, MLB, K36	
		RELEASE			
THIRD ANGLE PROJECTION		SCALE		DRAWING NUMBER	
		NONE		051-7455	
		MATERIAL/FINISH NOTED AS APPLICABLE		REV. 01	
		SIZE D		SHT 1 OF 76	



System Block Diagram
SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

K36 POWER SYSTEM ARCHITECTURE



Power Block Diagram

SYNC_MASTER=POWER SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7455 01

SCALE SHEET OF

NONE 3 76

Page Notes

Power aliases required by this page: (NONE)
Signal aliases required by this page: (NONE)
BOM options provided by this page: (NONE)

BOARD STACK-UP AND CONSTRUCTION

Top	SIGNAL
2	GROUND
3	SIGNAL(High Speed)
4	SIGNAL(High Speed)
5	GROUND
6	POWER
7	POWER
8	GROUND
9	SIGNAL(High Speed)
10	SIGNAL(High Speed)
11	GROUND
BOTTOM	SIGNAL

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3463	1	IC,MDC,SR,E1.2.0G,800FSB,4M,BGA	U1000	CRITICAL	GOOD
337S3500	1	IC,MDC,SR,G0.2.2G,800FSB,4M,BGA	U1000	CRITICAL	BETTER
337S3500	1	IC,MDC,SR,G0.2.2G,800FSB,4M,BGA	U1000	CRITICAL	BEST

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
343S0448	1	IC,CRESTLINE,GM965,667	U1400	CRITICAL	K36
338S0434	1	IC,ICHS,BGA	U2300	CRITICAL	K36
516-0162	2	IN-LINE SODIMM CONNECTOR	J3101,J3201	CRITICAL	K36

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S2196	1	IC,16MBIT 8PIN SPI SERIAL FLASH,SOIC8	U6100	CRITICAL	K36_PGM
341S2060	1	IC,EEPROM,SERIAL IIC,8KBIT,S08	U3780	CRITICAL	K36_PGM
341S2198	1	IC,SMC,H58/2116	U4900	CRITICAL	K36_PGM
341S2093	1	IC,CYPRSS,CY7C63833,ENCORE_I1,USB_CONTR	U4800	CRITICAL	K36_PGM

LOCKED BOOTROM PN 341S2197

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:Z55	CRITICAL	GOOD
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:Z56	CRITICAL	BETTER
826-4393	1	LBL,P/N LABEL,PCB,28MMX6MM	EEE:Z57	CRITICAL	BEST

LAYER	THICKNESS (MM)	TRACE WIDTH (MM)
CONFORMAL_COAT	0.018	
L1 SIGNAL(TOP)	0.047	0.1
L1-L2	0.07	
L2 GROUND	0.014	---
L2-L3	0.076	
L3 SIGNAL	0.014	0.079
L3-L4	0.156	
L4 SIGNAL	0.014	0.079
L4-L5	0.076	
L5 GND	0.014	---
L5-L6	0.07	
L6 POWER	0.031	---
L6-L7	0.076	
L7 POWER	0.031	---
L7-L8	0.07	
L8 GROUND	0.014	---
L8-L9	0.076	
L9 SIGNAL	0.014	0.1
L9-L10	0.156	
L10 SIGNAL	0.014	0.1
L10-L11	0.076	
L11 GROUND	0.014	0.1
L11-L12	0.07	
L12 SIGNAL(BOTTOM)	0.047	0.1
CONFORMAL_COAT	0.018	
TOTAL	1.276	---

BOM OPTION

BOMOPTION	K36 GOOD 630-9104 EVT	K36 BETTER 630-9105 EVT	K36 BEST 630-9106 EVT	M70 GOOD 630-7935 CONCEPT
COMMON	V	V	V	V
ALTERNATE	V	V	V	V
ARB_ONLY				
K36	V	V	V	V
LPCPLUS	V	V	V	V
INVERTER_BUF	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V
INVERTER_UNBUF	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	
ITP	V	V	V	V
NO_REBOOT_MODE				
NBCFG_DMI_REVERSE				
NBCFG_DMI_X2				
NBCFG_DYN_ODT_DISABLE				
NBCFG_PEG_REVERSE				
NBCFG_SDVO_AND_PCIE				
GOOD	V			V
BETTER		V		
BEST			V	
K36_PGM	V	V	V	V
YUKON_EC				
YUKON_ULTRA	V	V	V	V
NORMAL	V	V		V
FANCY			V	
STANDOFF	V	V	V	V
ODD_PWR_CORE	V	V	V	V
ODD_PWR_RESUME				
ISL6126	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	
ISL6130	BOM OPTION REMOVED	BOM OPTION REMOVED	BOM OPTION REMOVED	V

BOM TABLE FOR HF POSCAPS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
128S0147	4	HF VERSION OF 128S0057	C4610,C4611,C6830,C6831	CRITICAL	K36
128S0164	3	HF VERSION OF 128S0073	C2130,C2716,C7543	CRITICAL	K36
128S0148	1	HF VERSION OF 128S0085	C6605	CRITICAL	K36
128S0169	3	HF VERSION OF 128S0111	C7220,C7352,C7542	CRITICAL	K36
128S0160	2	HF VERSION OF 128S0113	C2173,C2700	CRITICAL	K36
128S0150	6	HF VERSION OF 128S0115	C6204,C6205,C7651,C7652,C7691,C7692	CRITICAL	K36
128S0157	1	HF VERSION OF 128S0122	C2220	CRITICAL	K36
128S0162	1	HF VERSION OF 128S0123	C2140	CRITICAL	K36
128S0135	2	HF VERSION OF 128S0129	C6601,C6603	CRITICAL	K36

CONFIGURATION OPTIONS

SYNC_MASTER=SMC SYNC_DATE=07/18/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	4	76

D

Revision History

M70 PROTO TO EVT CHANGES

- WAKE-ON-WIRELESS SUPPORT - RADAR: 4954357
- ADD ISOLATION BUFFER FOR ODD_RESET_L SIGNAL, ADD 100K PULL-DOWN TO ODD_PWR_EN_L, ADD 'DRAG' CIRCUIT TO PROPERLY DISCHARGE ODD POWER WHEN IT'S TURNED OFF - RADAR: 4923903
- ADD 270K PULL-DOWN RESISTOR ON HTPLG - RADAR: 4888755
- LOWER RDS(ON) MOSFET (FDC606P - APN: 376S0552) FOR ODD AND LCD POWER - RADAR: TBD
- HIGH-PRECISION 0.1% RESISTORS TO INCREASE OUTPUT VOLTAGE REGULATION (5V, 3.3V, PBUS_LDO) ACCURACY - RADAR:4972500
- FIX LINDA CARD POWER ALIAS (NEED TO CONNECT TO PP3V42_G3HOT INSTEAD OF PP3V3_S5) - RADAR: 4927858
- FIX MOJO-CARD SMC TX, RX REVERSAL - RADAR: 4910888
- NO STUFF 3G CONNECTOR CIRCUITRY
- CHANGE BOM STUFFING TO SPEED UP PORT POWER SHUT-OFF RESPONSE TIME DURING ACTIVE LATE-VG EVENT (RADAR: 4985252)
- CHANGE BOM STUFFING TO ENABLE ON-BOARD MICROPHONE CONNECTOR (M42/M42A SOLUTION) INSTEAD OF ROUTING MICROPHONE THROUGH LVDS CABLE
- CHANGE LOAD CAP STUFFING OPTION FOR RTC AND ETHERNET CRYSTALS TO MEET 5XESR (-R) REQUIREMENT
- CHANGE 10UF, 16V CPU VCORE CAPS TO 10UF, 6.3V CAPS - RADAR: 4952553
- MOVE SMC RESET BUTTON PAD TO TOP SIDE OF MLB - RADAR: 4920913
- MODIFY FIREWIRE CONNECTOR SYMBOL TO SUPPORT MINI-DVI CONNECTOR WITH TAB
- TEST POINT MOVEMENTS REQUESTED BY ICT AND MAC-1 GROUPS - RADAR: 4924481

M70 EVT TO DVT CHANGES

- 3/5/2007
- CSA PAGE 8:
- 4954357 ADD =PP3V3_S3_AIRPORT_AUX BACK TO PP3V3_S3 ALIAS.
CSA PAGE 34:
- 4954357 BREAK OUT =PP3V3_S3_AIRPORT_AUX(J3400.PIN 24) FROM PP3V3_S3_AP_AUX AGAIN.
- 4954357 MOVE C3409 AND C3410 FROM PP3V3_S3_AP_AUX RAIL TO =PP3V3_S3_AIRPORT_AUX RAIL.
CSA PAGE 49:
- 5040728 STUFF C9421 FOR EMI.
CSA PAGE 62,66,67,68:
- SYNC FROM AUDIO TEAM.
CSA PAGE 94:
- 4959553 SWAP PIN 2 AND PIN 3 OF MIC CONNECTOR, BACK TO M42 PIN OUT.
CSA PAGE 94:
- 5029811 CHANGE Q7940 FROM 376S0326 TO 376S0558.
- 3/8/2007
- CSA PAGE 22:
- 4986074 CHANGE L2205 TO R2205(1000HM,5%,1/10W,0603).
CSA PAGE 25:
- 4924443 CHANGE R2514 FROM 100K PULL-DOWN TO 10K PULL-UP TO 3.3V_S5.
CSA PAGE 77:
- 5040817 SYNC LP25V REGULATOR CIRCUIT FROM M82 CHANGE R AND C TO 0402 CHANGE =PP3V3_S5_P1V25S0 TO =PP3V3_S5_1V25S0, C1712 FROM 20K TO 1000PF, C7724 FROM 22PF TO 100PF, C7728 FROM 100PF TO 1000PF, AND REVERT REFERENCE DESIGNATORS. (CHANGE FROM TPS62510 TO LTC3412A)
- 3/12/2007
- CSA PAGE 25:
- 4924443 CHANGE R2514 FROM 100K PULL-UP TO 47K PULL-UP.
CSA PAGE 45:
- UPDATE SYMBOL FOR J4501.
CSA PAGE 62,66,67,68:
- SYNC FROM AUDIO TEAM.
CSA PAGE 94:
- 4986074 CHANGE R9469 FOR CRT_TVO_IREF FROM 1.3K TO 1.21K.
- 3/14/2007
- CSA PAGE 47:
- ADD TEXT NOTE TO UPDATE J4700 FROM 516S0251 TO 516S0588 WHEN SYMBOL IS READY.
CSA PAGE 49:
- ADD TEXT NOTE TO UPDATE J6900 FROM 518S0287 TO 518S0526 WHEN SYMBOL IS READY.
CSA PAGE 90:
- DELETE LVDS_VREFH AND LVDS_VREFL TO GROUND TO FIX LVDS GLITCH.
CSA PAGE 94:
- ADD TEXT NOTE TO CHANGE L9404 FROM 155S0303 TO 155S0348 WHEN SYMBOL IS READY.

M70 DVT TO K36 CHANGES

- 6/29/2007
- CSA PAGE 4:
- CHANGE GOOD CPU FROM 337S3471(1.8G) TO 337S3463(2.0G)
- CHANGE BETTER CPU FROM 337S3466(2.0G) TO 337S3464(2.2G).
- CHANGE BEST CPU FROM 337S3464(2.2G) TO 337S3464(2.4G).
- CHANGE NB FROM 338S0426(500M) TO 343S0448(667M).
- CHANGE SB FROM 338S0427 TO 338S0434.
CSA PAGE 16:
- DISCONNECT GFX_VID<0> TO GND.
- CONNECT GFX_VID<1>3 TO GFX_VID<3> ON NB.
- ADD R1600 (0OHM, 0402) TO CONNECT GFX_VID<4> TO GND.
CSA PAGE 22:
- 5282756 ADD C2207 (0.1UF, 0402).
- SIZING DOWN R2205 FROM 0603 TO 0402 FOR PLACEMENT.
- CHANGE GFX_VID<1:4> TO GFX_VID<0:3>
- CHANGE WRAPPING FROM 0010 ON GFX_Vid<1:4> TO 0001 ON GFX_VID<0:3>.
CSA PAGE 39:
- 33900 FROM 514S0143 TO 514-0443.
CSA PAGE 46:
- SPI1 BOM.
CSA PAGE 46:
- CHANGE J4600 FROM 353S1245 TO 353S1728.
- REMOVE MIN_NECK WIDTH=0.3MM FROM PP5V_S3_USB2_EXTA/B.
- ADD NOSTUFF R4600 AND R4611.
CSA PAGE 47:
- CHANGE J4700 FROM 516S0251 TO 516S0588.
CSA PAGE 48:
- CHANGE J4800 FROM 518S0287 TO 518S0526.
- REPLACE BATTERY INTERFACE CIRCUIT WITH THE ONE ON M42B ESTAR.
CSA PAGE 94:
- 5040728 CHANGE L9404 FROM 155S0303 TO 155S0348.
- 7/5/2006
- CSA PAGE 4:
- REPLACE ALL M70 WITH K36 (TEXT, BOM OPTIONS, 630 NUMBERS).
CSA PAGE 21:
- CHANGE C2173 FROM 128S0051 TO 128S0113 PER CE.
CSA PAGE 27:
- CHANGE C2700 FROM 128S0051 TO 128S0113 PER CE.
CSA PAGE 32:
- CHANGE J32800 FROM 518S0487 TO 518S0519.
CSA PAGE 46:
- REMOVE R4660 AND R4601 (U4675 BYPASS RESISTORS).
CSA PAGE 48:
- CHANGE J4810 FROM 518S0369 TO 518S0521.
CSA PAGE 48:
- CHANGE J48500 FROM M70 EMC1033 CIRCUIT TO M71 EMC1043 CIRCUIT.
- U5550 CHANGES FROM 2PIN TO 4PIN.
CSA PAGE 56:
- CHANGE J5601 FROM 518S0369 TO 518S0521.
CSA PAGE 67:
- CHANGE J6702 FROM 518S0487 TO 518S0519.
- CHANGE J6703 FROM 518S0369 TO 518S0521.
CSA PAGE 90:
- CHANGE J9000 FROM 518S0369 TO 518S0521.
- 7/6/2006
- CSA PAGE 8:
- REMOVE NO TEST=TRUE FOR 1V8S3_COMP, 1V8S3_FSET, 3V3S5_COMP, 3V3S5_FSET, 1V0S50_COMP, 1V0S50_FSET, 1MV66_RB1AS, 1MV66_COMP, 5VS5_RUNSS, 1V5S0_RUNSS.
- REMOVE NO TEST=TRUE FOR CK505_PCT1_CLK_SPN, CK505_SRC1_N/P_SPN, CK505_SRC3_N/P_SPN, CK505_SRC7_N/P_SPN, CK505_SRC_CLKREQ1/3_L7SPN.
- ADD FUNC TEST=TRUE FOR THRM_TNSTACK_P/N.
- ADD FUNC TEST=TRUE FOR PP1V05_S0_F.
CSA PAGE 97:
- REMOVE ALIASES FOR GND CHASSIS AUDIO_SPKRCONN,GND_CHASSIS_AUDIO_SHIELD1,GND_CHASSIS_AUDIO_SHIELD2,GND_CHASSIS_AUDIO_SHIELD3,MIC_SHIELD_LVDS_R,MIC_SHLD_CONN.
- REMOVE ALIAS FOR =FWPWR_PBRON
- ADD SPN ALIASES FOR TP_CK05_PCT2/4_CLK, SRC7_N/P.
- ADD SPN ALIASES FOR CK505_PCT2/4_CLK.
CSA PAGE 97:
- REMOVE R1290 TO R1296 ON CPU_VID<0:6>.
CSA PAGE 97:
- DELETE TEXT NOTE AND WITH RESET BUTTON.
CSA PAGE 97:
- RENAME LVDS_VREFH/L TO TP_LVDS_VREFH/L.
CSA PAGE 95:
- ADD L2596 AND R2596 FOR 10K PU ON GPIO6 AND GPIO17(EXTGPU_RST_L).
- CHANGE R2514 TO 100K.
CSA PAGE 99:
- CHANGE L2902 AND L2903 FROM 155S0302 TO 00HM R2906 AND R2907.
- NOSTUFF C2907, C2910 TO 2914.
- CHANGE R2900, R2901 FROM 2.0OHM TO 00HM.
- CHANGE R2902 FROM 10HM TO 00HM.
CSA PAGE 141:
- REMOVE TEXT NOTE WILL CHANGE TO 606P.
CSA PAGE 153:
- RE-DRAW CPU VOLTAGE SENSE RC FILTERING.
CSA PAGE 62:
- RE-CONNECTED /SHDN INPUT OF U6801 SO THAT IT'S CONTROLLED BY U6200 PORTA VREF. - DISCONNECTED GPIO1 AND TERMINATED IT WITH A 10K PULL DOWN.
- ADDED A NO STUFF PULL-UP TO CODEC DVD0 AT GPIO1.
- ADDED SMALL 15PF COMPENSATION CAP. TO U6201 FEEDBACK NETWORK (C6224).
- CHANGED ALL TRANSIENT SUPPRESSORS TO 6.8V/100PF DEVICES (WERE ORIGINALLY 8V/100PF DEVICES).
- ADDED L6771 AND L6773 TO MIC INPUT EMI FILTER.
- REMOVED DZ6772.
- ADDED R6740 NO STUFF.
CSA PAGE 68:
- CONNECTED MIC_SHLD_CONN TO GND_CHASSIS_AUDIO_MIC THROUGH R6854.
- ADDED R6856 NO STUFF.
CSA PAGE 71:
- RENAME CPU_VID_R<6:0> TO CPU_VID<6:0>.

A

- 7/10/2007
- CSA PAGE 4:
- BOOTROM PART NUMBER CHANGES FROM 341S2085 TO 341S2196.
- SMC PART NUMBER CHANGES FROM 341S2088 TO 341S2198.
- UPDATE EEE CODES, Z55 FOR GOOD, Z56 FOR BETTER, Z57 FOR BEST.
CSA PAGE 8:
- ADD L4675 =PP3V3_S3_SMBUS_SMC_MGMT TO PP3V3_S3.
CSA PAGE 129:
- ADD CRITICAL TO U2900.
CSA PAGE 48:
- ADD CRITICAL TO U4401.
CSA PAGE 46:
- CHANGE U4675 FROM APN 353S1505 TO APN 353S1742. (SMALL PACKAGE)
- ADD R4675 & R4671. (USB BYPASS ROUTING).
CSA PAGE 49:
- REMOVE ALIAS FOR =SMC_SMS_INT TO SMC_PG1 - SIGNAL SHOULD JUST BE CALLED SMC_SMS_INT.
CSA PAGE 59:
- CHANGE R5077 FROM PULL-UP TO A PULL-DOWN RESISTOR AND NAME IT SMC_SMS_INT.
CSA PAGE 59:
- SMC_SMS_INT AND SMB_ME DATA ON SOUTHBIDGE DISCONNECTED FROM SMB_MGMT_CLK AND SMB_MGMT_DATA FROM SMC.B
- THE 10K PULL-UP RESISTORS (R5230 AND R5231), AND STILL REMAIN CONNECTED TO PP3V3_S5_SMBUS_SB_ME AND STAY ON THE SB SIDE.
- SMC MAIN EVENT CPU CONNECTION:
- ADD TWO NEW 10K PULL-UP RESISTOR (R5232 & R5233) TO =PP3V3_S3_SMBUS_SMC_MGMT.B
- THE PULL-UP RESISTORS SHOULD BE CONNECTED BETWEEN SMB_MGMT_CLK AND SMB_MGMT_DATA TO =I2C_SMS_SCL AND =I2C_SMS_SDA OF THE NEW ACCELEROMETER.
CSA PAGE 59:
- ADD 2ND SMS (U5930).
- CHANGED C6210 FROM A CASE-S 10UF TANT. CAP. TO A SMA-LF 3.3UF TANT. CAP.
- MADE NO TEST ATTRIBUTE VISIBLE FOR NET NC_VRP CONNECTED TO PIN 3 OF U6200.
CSA PAGE 67:
- REMOVE STUFF RESISTORS R6730, R6731, AND R6732. ALSO REMOVED L6774.
- STUFFED R6740.
- MADE DZ6702, DZ6703, DZ6704, DZ6705, DZ6752, DZ6753, DZ6754, DZ6755, DZ6770, DZ6771B CRITICAL.
CSA PAGE 68:
- NO STUFFED R6854
CSA PAGE 72:
- CHANGE R7208 FROM 8.66K TO 15.8K.
- 7/11/2007
- CSA PAGE 9:
- CHANGE Z0901 AND Z0906 FROM 998-1178 TO 998-1186 (NON-PLATED).
CSA PAGE 31:
- STUFF C3110 AND C3111.
CSA PAGE 32:
- STUFF C3210 AND C3211.
CSA PAGE 39:
- UPDATE PN FOR FANCY RJ45 CONNECTOR, 514-0475.
CSA PAGE 50:
- REMOVE R5077 (BECOMES R5931).
CSA PAGE 59:
- ADD R5931 (10K PU ON SMC_SMS_INT.
- ADD R5931 (WAS R5077 BEFORE), 10K PD ON SMC_SMS_INIT.
- STUFF U5930 (DIGITAL ACCELEROMETER) CIRCUIT.
- 7/12/2007
- CSA PAGE 43:
- CHANGE J4300 FROM 514-0289 TO 514-0456 (SAME JEDEC).
- UPDATE BOM OPTION TABLE FOR J4300.
- NORMAL CHANGES FROM 514-0359 TO 514-0456, FANCY CHANGES FROM 514-0316 TO 514-0476.
CSA PAGE 44:
- CHANGE J4600 AND J4601 FROM 514-0288 TO 514-0457 (DIFFERENT JEDEC, SAME LANDPATTERN).
- UPDATE BOM OPTION TABLE FOR J4600 AND J4601.
- NORMAL CHANGES FROM 514-0288 TO 514-0457, FANCY CHANGES FROM 514-0315 TO 514-0477.
CSA PAGE 67:
- ADD BOM TITLE AUDIO: CODEC.
CSA PAGE 67:
- CHANGE J6700 FROM 514-0409 TO 514-0459 (DIFFERENT JEDEC, SAME LANDPATTERN).
- UPDATE BOM OPTION TABLE FOR J6700.
- NORMAL CHANGES FROM 514-0409 TO 514-0459, FANCY CHANGES FROM 514-0411 TO 514-0479.
- CHANGE J6750 FROM 514-0408 TO 514-0458 (DIFFERENT JEDEC, SAME LANDPATTERN).
- UPDATE BOM OPTION TABLE FOR J6750.
- NORMAL CHANGES FROM 514-0408 TO 514-0458, FANCY CHANGES FROM 514-0410 TO 514-0478.
CSA PAGE 73:
- CHANGE J7900 FROM 152S0302 TO 152S0670 FOR CORRECT AVL.
CSA PAGE 94:
- UPDATE BOM OPTION TABLE FOR J9401.
- NORMAL CHANGES FROM 514-0375 TO 514-0480, FANCY CHANGES FROM 514-0376 TO 514-0481.
- 7/13/2007
- CSA PAGE 4:
- CHANGE BEST CPU FROM 337S3465(2.4GHZ) TO 337S3464(2.2GHZ).
CSA PAGE 38:
- CHANGE C3831 AND C3832 FROM 138S0582 TO 138S0554 (DON'T NEED LOW-PROFILE PARTS).
- 7/17/2007
- CSA PAGE 59:
- UPDATE SYMBOL FOR U5930, VENDOR PART NUMBER CHANGES FROM SMB380 TO BMA150.
- 7/24/2007
- CSA PAGE 4:
- CHANGE BETTER AND BEST CPU TO G0 STEPPING PARTS (FROM 337S3464 TO 337S3500).
CSA PAGE 25:
- STUFF R2242 AND NOSTUFF R2247.
CSA PAGE 38:
- CHANGE R9201 AND R9202 FROM 5.23K TO 2.94K.
- CHANGE R9211 AND R9212 FROM 16.5K TO 9.09K.

M70 EVT TO DVT CHANGES

- 8/9/2007
- PER CE, ALL SANYO POSCAPS HAVE NEW HF PART NUMBERS.
- ALL 128S0057 BECOME 128S0147.
- ALL 128S0073 BECOME 128S0164.
- ALL 128S0111 BECOME 128S0148.
- ALL 128S0111 BECOME 128S0169.
- ALL 128S0113 BECOME 128S0180.
- ALL 128S0115 BECOME 128S0180.
- ALL 128S0123 BECOME 128S0180.
- ALL 128S0123 BECOME 128S0162.
- ALL 128S0129 BECOME 128S0135.
- ADD ONLY TO ALL ABOVE PARTS SO THE HF PARTS IN BOM TABLE TAKE OVER.
CSA PAGE 4:
- ADD BOM OPTION TABLE FOR ALL SANYO POSCAP TO USE HF PARTS.

D

C

B

A

Revision History

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER

D 051-7455

REV.

01

SCALE

NONE

SHT

5

OF

76

Functional Test Points

Power Supply NO_TESTS

NO_TEST		
I182	IMVP6_RBIAS	59A4 59B7
I182	IMVP6_COMP	59A4 59B7
I185	5VS5_RUNSS	63B5 65C5
I186	1V5S0_RUNSS	58B1 61B5

CLOCK NO_TESTS

NO_TEST		
I183	TRUE CK505_CPU0_N	28C4 29D6 75D3
I183	TRUE CK505_CPU0_P	28C4 29D6 75D3
I183	TRUE CK505_CPU1_N	28C4 29D6 75D3
I183	TRUE CK505_CPU1_P	28C4 29D6 75D3
I183	TRUE CK505_CPU2_ITP_SRC10_N	28C4 29D6 75D3
I183	TRUE CK505_CPU2_ITP_SRC10_P	28C4 29D6 75D3
I183	TRUE CK505_DOT96_27M_N	28A4 29B6 75D3
I183	TRUE CK505_DOT96_27M_P	28A4 29B6 75D3
I183	TRUE CK505_LVDS_N	28B4 29C6 75C3
I183	TRUE CK505_LVDS_P	28B4 29C6 75C3

I183	TRUE CK505_PCIF1_CLK	28B6 29B6 75D3
------	----------------------	----------------

I183	TRUE CK505_SRC2_N	28B4 29C6 75C3
I183	TRUE CK505_SRC2_P	28B4 29C6 75C3

I183	TRUE CK505_SRC4_N	28B4 29C6 75C3
I183	TRUE CK505_SRC4_P	28B4 29C6 75C3
I183	TRUE CK505_SRC5_N	28B4 29C6 75C3
I183	TRUE CK505_SRC5_P	28B4 29C6 75C3
I183	TRUE CK505_SRC6_N	28B4 29C6 75C3
I183	TRUE CK505_SRC6_P	28B4 29C6 75C3

I183	TRUE CK505_SRC8_N	28A4 29B6 75C3
I183	TRUE CK505_SRC8_P	28A4 29B6 75C3

FIREWARE NO_TESTS

NO_TEST		
I180	TRUE FW_B_TPA_N_SPN	8D1
I180	TRUE FW_B_TPA_P_SPN	8D1
I180	TRUE FW_B_TPBIAS_SPN	8D1
I180	TRUE FW_B_TPB_N_SPN	8D1
I180	TRUE FW_B_TPB_P_SPN	8D1
I180	TRUE FW_C_TPA_N_SPN	8D1
I180	TRUE FW_C_TPA_P_SPN	8D1
I180	TRUE FW_C_TPBIAS_SPN	8D1
I180	TRUE FW_C_TPB_N_SPN	8D1
I180	TRUE FW_C_TPB_P_SPN	8D1

LVDS NO_TESTS

NO_TEST		
I180	TRUE LVDS_B_CLK_N_SPN	8D5
I180	TRUE LVDS_B_CLK_P_SPN	8D5
I180	TRUE LVDS_B_DATA_N0_SPN	8D5
I180	TRUE LVDS_B_DATA_N1_SPN	8D5
I180	TRUE LVDS_B_DATA_N2_SPN	8D5
I180	TRUE LVDS_B_DATA_P1_SPN	8D5
I180	TRUE LVDS_B_DATA_P2_SPN	8D5

NO_TEST		
I184	TRUE SMC_FAN_3_TACH	44A4 44A8

Fan Connectors

FUNC_TEST		
I182	TRUE =PP5V_S0_FAN_RT	7A7 50C4
I185	TRUE FAN_RT_PWM	50B3
I185	TRUE FAN_RT_TACH	50C3
I185	TRUE =PP3V3_S0_FAN_RT	704 50C4
I185	TRUE SMC_FAN_1_CTL	44A8 50B4
I185	TRUE SMC_FAN_1_TACH	44A8 50C4

LPC+ Debug Connector

FUNC_TEST		
I180	TRUE =PP3V42_G3H_LPCPLUS	7B1 46C6
I180	TRUE =PP5V_S0_LPCPLUS	7A7 46C6
I183	TRUE LPC_AD<0>	32D4 44C8 46C6
I183	TRUE LPC_AD<1>	32D4 44C8 46C6
I183	TRUE LPC_FRAME_L	32D4 44C8 46B6
I183	TRUE PM_CLKRUN_L	24C8 37A5 44C5 46B6
I183	TRUE BOOT_LPC_SPI_L	23B5 46B6
I183	TRUE SMC_TMS	44B5 45C5 46B6
I183	TRUE DEBUG_RESET_L	27D1 46B6
I183	TRUE SMC_TRST_L	44C1 46B6
I183	TRUE SMC_TDO	44B5 45C5 46B6
I183	TRUE SMC_MD1	44C1 46B6
I183	TRUE SMC_TX_L	41A8 44B8 44C5 45D5
I183	TRUE FWH_INIT_L	46B6
I183	TRUE PCI_CLK33M_LPCPLUS	46C5
I183	TRUE LPC_AD<2>	29B3 46C4 75C3
I183	TRUE LPC_AD<3>	32D4 44C8 46C4
I183	TRUE INT_SERIRO	32D4 44C8 46C4
I183	TRUE PM_SUS_STAT_L	24D5 44C5 46B4
I183	TRUE SMC_TDI	44B5 45C5 46B4
I183	TRUE SMC_TCK	44B5 45C5 46B4
I183	TRUE SMC_RESET_L	44C3 45D7 46B4
I183	TRUE SMC_NMI	44C1 46B4
I183	TRUE SMC_RX_L	41A8 44B8 44C5 45D5
I183	TRUE LINDACARD_GPIO	34A7 24D5 46B4

Battery Digital Connector

FUNC_TEST		
I181	TRUE SMC_BS_ALRT_L	44C5 45C5 57A2
I181	TRUE SMBUS_BATT_SCL_F	57A5
I181	TRUE SMBUS_BATT_SDA_F	57A5
I183	TRUE BATT_POS	57B5
I183	TRUE BATT_NEG	57A5

Audio FUNC_TEST

I180	TRUE =PP5V_S0_AUDIO_AMP	7A7 54B8 54C8 54D8
I183	TRUE =PP5V_S0_AUDIO	7A7 53A7 56C4
I110	TRUE GND_AUDIO_AMP	8A4
I183	TRUE GND_AUDIO_CODEC	8B4
I183	TRUE ACZ_SDATAIN<0>	8A5 53C7
I183	TRUE ACZ_SDATAOUT	8A5 53C7
I183	TRUE ACZ_BITCLK	8A5 53C7
I183	TRUE ACZ_RST_L	8A5 53B7
I183	TRUE ACZ_SYNC	8A5 53C7

Battery FUNC_TEST

I183	TRUE SMC_BATT_ISET	44B5 66A8
I183	TRUE SMC_BATT_CHG_EN	44C8 45B6 66A4
I183	TRUE SMC_BC_ACOK	66A6 44C5 45B6 57C3
I183	TRUE SMC_ADAPTER_EN	45B3 57C4 38C5 44D8
I183	TRUE SMC_BATT_TRICKLE_EN_L	44C8 45B6 66A3
I183	TRUE SYS_ONEWIRE	44B8 45D5 57C8

USB FUNC_TEST

I183	TRUE TP_USB_EXCARD_P	8B2
I183	TRUE TP_USB_EXCARD_N	8B2
I183	TRUE TP_USB_EXTC_P	8B2
I183	TRUE TP_USB_EXTC_N	8B2
I183	TRUE USB2_BT_F_P	43C2
I183	TRUE USB2_BT_F_N	43C2
I183	TRUE USB2_3G_F_N	43A4
I183	TRUE USB2_3G_F_P	43A4

Other Func Test Points

FUNC_TEST		
I182	TRUE =PP1V05_S0_REG	7D8 61B8

SMBus FUNC_TEST		
I182	TRUE SMBUS_SMC_B_S0_SCL	47C5 76C3
I183	TRUE SMBUS_SMC_B_S0_SDA	47C5 76C3

FIREWIRE FUNC_TEST

I183	TRUE PPFW_SWITCH	38D3
SLEEP_LED_FUNC_TEST		
I183	TRUE SYS_LED_ANODE	40C5 45A3

SMC FUNC_TEST

I183	TRUE SMC_LID	42C3 44B5 45C5 57A8
I183	TRUE SMC_MANUAL_RST_L	45D8
I183	TRUE SMC_CPU_VSENSE	44C5 48B1

Power Supply FUNC_TEST

I180	TRUE ALL_SYS_PWRGD	27A5 44D8 58A3
I183	TRUE PPVCORE_S0_CPU	7D7
I183	TRUE PP1V05_S0_R	7D7
I183	TRUE PP1V05_S0	7D7 45D2
I183	TRUE PP1V5_S0	7D7
I183	TRUE PP1V8_S0	7B7
I183	TRUE PP3V3_S0	7D4 45D1
I183	TRUE PP5V_S0	7A7
I183	TRUE PP1V2_ENET_S0	7B5
I183	TRUE PP1V8_S3	7B4

I183	TRUE PP3V3_S3	7A4
I183	TRUE PP5V_S3	7A4
I183	TRUE PP3V3_S5	7D1
I183	TRUE PP5V_S5	7C1
I183	TRUE PP3V42_G3H	7C1
I183	TRUE PPBUS_G3H	7B1

I183	TRUE PP18V5_G3H	7B1
I183	TRUE PP0V9_S0	7D7
I183	TRUE PP3V3_S3_BT_F	43D2
I183	TRUE GND_BT_F	43C2

DC-JACK_FUNC_TEST		
I183	TRUE ACIN_ENABLE_GATE	57C3 66A6

Battery_charger_FUNC_TEST		
I183	TRUE PPVBAT_G3H_CHGR_OUT	66B5 66C2

INVERTER CONNECTOR_FUNC_TEST

I180	TRUE PPBUS_ALL_INV_CONN	47D3
I183	TRUE INV_GND	67D2
I183	TRUE PP5V_INV_F	67D3
I183	TRUE INV_BKLIGHT_PWM_L	67D2

MIC_FUNC_TEST

I183	TRUE MIC_HI	55B3 56A6
I183	TRUE MIC_LO	55B3 56A6
I183	TRUE MIC_SHIELD	
I183	TRUE MIC_HI_CONN	55B1 55D3
I183	TRUE MIC_LO_CONN	55B1 55D3
I183	TRUE MIC_SHLD_CONN	55A1 55D3 56A6

SPEAKER_FUNC_TEST

I183	TRUE SPKRCONN_L_N_OUT	54C1 55C2
I183	TRUE SPKRCONN_L_P_OUT	54C1 55C2
I183	TRUE SPKRCONN_R_N_OUT	54C1 55C2
I183	TRUE SPKRCONN_R_P_OUT	54D1 55C2
I183	TRUE SPKRCONN_SUB_N_OUT	54B1 55C2
I183	TRUE SPKRCONN_SUB_P_OUT	54B1 55C2

THERMAL_FUNC_TEST

I183	TRUE THRM_HEATPIPE_P	49D6
I183	TRUE THRM_HEATPIPE_N	49D6
I183	TRUE THRM_DIMM_DX_F_N	49B6
I183	TRUE THRM_DIMM_DX_F_P	49B6
I183	TRUE THRM_FINSTACK_P	49C6
I183	TRUE THRM_FINSTACK_N	49C6

FUNC TEST 1 OF 2

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.

01

SCALE

NONE



SHT

6


OF

76


"S0,S0M" RAILS




"S5" RAILS



"G3H" RAILS



"S3" RAILS



Power Aliases

SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.


01

SCALE NONE

SHT 7

OF

76



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
860-0876	4	THERMAL STANDOFF	Z0903,Z0904,Z0905,Z0921	STANDOFF
860-0723	1	STANDOFF WIRELESS	Z0912	STANDOFF
860-0749	1	STANDOFF W/THRU HOLES,WIRELESS	Z0913	STANDOFF

SIGNAL ALIAS /RESET


SYNC_MASTER=GPU
SYNC_DATE=07/17/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	8	76





CPU Power & Ground

SYNC_MASTER=TS_MLB_NAME SYNC_DATE=11/12/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


CPU VCORE HF AND BULK DECOUPLING
4x 330uF. 20x 10uF 0805



VCCA (CPU AVdd) DECOUPLING



VCCP (CPU I/O) DECOUPLING



CPU Decoupling & VID

SYNC_MASTER=MSARWAR SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE DRAWING NUMBER REV.

D 051-7455 01

SCALE SHEET OF

NONE 11 OF 76

CPU ITP700FLEX DEBUG SUPPORT



(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 965GM CHIPSET SYSTEM.
(DEBUG PORT ACTIVE)
(DBR# TO ICH8M SYS_RST*, AND WITH SYSTEM RESET LOGIC
(DEBUG PORT RESET)

ITP TCK SIGNAL LAYOUT NOTE:
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S
TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX
CONNECTOR'S FBO PIN.

CPU ITP700FLEX DEBUG
SYNC_MASTER=MASTER SYNC_DATE=5/23/05

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		12	76

D

C

B

A



D

C

B

A

29C6 2986 7C7 _PPIV25R1V05_S0_FSB_NB



NB CPU Interface

SYNC_MASTER=T9_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

SCALE

SHT

OF

76

01

D

C

B

A

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTIN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable


Tie TVx_DAC, TVx_RTIN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.

Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLL_A and VCCA_DPLL_B to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=TS_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE
NONE

D

DRAWING NUMBER
051-7455

SHR
14

REV.
01

OF
76

8

7

6


5

4

3

2

1



D

C

B



A

D

C

B

A



NB DDR2 Interfaces

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NB Power 2

SYNC_MASTER=T9_MLB

SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

D

051-7455

01

SCALE

SHT


OF


76


NONE

18

76









HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDS
HDA_SDOUT	INTEGRATED PD
AC2_SYNC	INTEGRATED PD


SB Enet, Disk, FSB, LPC	
SYNC_MASTER=TS_MLB	SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	22	76







Platform Reset Connections

Unbuffered

Buffered

RTC Battery Connector

SB RTC Crystal Circuit

Silk: "SYS RST"

CPU VCORE PSI

Pulled a new APN for U2803(0.6mm max 2-input NAND gate-APN:311S0304 It may take a few days before this is done through This will allow us to sequence this part under wireless card

Initial resistor values are based on CRB, but may change after characterization.

SB Misc

SYNC_MASTER=NB SYNC_DATE=07/26/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE D DRAWING NUMBER 051-7455 REV. 01

SCALE NONE SHT 27 OF 76

SELIGO RECOMMEND TO REMOVE L2903,R2900,C2907,C2910
R2901,L2902,C2916,C2911,C2914 and R2902

ORIGINAL DESIGN:

USE 155S0302 FOR L2902(R2906) AND L2903(R2907)
STUFF C2907,C2910,C2916,C2911,C2914
USE 2.2OHM FOR R2900,R2901 AND 1OHM FOR R2902



FCTSEL1	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT96T	DOT96C	100MT_SST	100MC_SST
1	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM

Clock (CK505)

SYNC_MASTER=DSIMON

SYNC_DATE=06/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

D

051-7455


01


SCALE

SHT

OF


76





DDR2 VRef

One 0.1uF per connector




Yellow uses 10K divider and TLV2463 to drive MCH and DIMM connectors. (See Capell Valley pg 47)

Page Notes


- Power aliases required by this page:
- =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)
- Signal aliases required by this page:
- =I2C_MEM_SCL
 - =I2C_MEM_SDA
- BOM options provided by this page:
- (NONE)

DDR2 Bypass Caps

(For return current)




The 4.7uF and 1.0uF caps can be changed to 5x 2.2uF caps, when they get cheaper.




DDR2 SO-DIMM Connector A	
SYNC_MASTER=MEMORY	SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	30	76





Memory Active Termination


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	32	76



AIRPORT CONN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7455 01

SCALE SHEET OF 76

Page Notes

Power aliases required by this page:
- =PP3V3_ENET_PHY (EC / Ultra)
- =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
- =YUKON_EC_PP2V5_ENET (2.5V / GND)
- =PP1V2_ENET_PHY

Signal aliases required by this page:
- =ENET_CLKREQ_L (NC/TP for Yukon EC)
- =ENET_VMAIN_AVLBL

BOM options provided by this page:
YUKON_EC - Selects Yukon EC RSET value.
YUKON_ULTRA - Selects Yukon Ultra RSET.


NOTE: Yukon IC and EEPROM are OMITTED on this page. Proper part numbers must be called out elsewhere.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

	Yukon EC	Yukon Ultra
No link:	171 mA	130 mA
10 Mbps:	179 mA	130 mA
100 Mbps:	203 mA	150 mA
1000 Mbps:	426 mA	290 mA

	Yukon EC	Yukon Ultra
No link:	4 mA	60 mA
10 Mbps:	4 mA	70 mA
100 Mbps:	4 mA	70 mA
1000 Mbps:	4 mA	80 mA

	Yukon EC (2.5V)	Yukon Ultra (1.8V)
No link:	82 mA	0 mA
10 Mbps:	108 mA	30 mA
100 Mbps:	126 mA	40 mA
1000 Mbps:	218 mA	150 mA



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0285	1	RES,4.87K,1%,1/16W,0402,LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:


- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC_MASTER=USB SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SCALE	SHT	OF	REV.
NONE	34	76	01

D 051-7455

ENET Enable Generation


"ENET" = "S0" || AC

3.3V ENET FET





Name	PM_SLP_S3_L	SMC_ADAPTER_EN	PM_ENET_EN_L	PM_ENET_EN	Yukon Power
Logic	S0	AC			Powered by S3
S0 on Battery	High (3.3V)	Low (0V)	Low (0V)	High (3.3V)	Power
S3 on Battery	Low (0V)	Low (0V)	High (3.3V)	Low (0V)	Power
S0 on AC	High (3.3V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S3 on AC	Low (0V)	High (3.3V)	Low (0V)	High (3.3V)	Power
S5 on anything	N/A	N/A	N/A	N/A	No Power

1.9V ENET LDO



$$V_{out} = 1.2246V * (1 + R3821 / R3822)$$

1.2V ENET LDO




Yukon Power Control

SYNC_MASTER=USB SYNC_DATE=10/07/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7455 REV. 01

SCALE NONE SHT 35 OF 76



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0443	1	CONN,8P RJ-45 JACK,TH,MG3,LF	J3900	CRITICAL	NORMAL
514-0475	1	CONN,8P RJ-45 JACK,TH,BLACK,LF	J3900	CRITICAL	FANCY

ETHERNET CONNECTOR

SYNC_MASTER=USB

SYNC_DATE=09/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7455

REV.

01

SCALE

NONE

SHT

36

OF

76

PAGE NOTES

```

INPUT
==PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
==PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

```


INPUT / OUTPUT

```
PCI_AD<0..31>,PCI_C_BE_L<0..3>,PCI_FRAME_L,PCI_RDY_L,PCI_TRDY_L,
PCI_DEVSSEL_L,PCI_STOP_L,PCI_PAR,PCI_PERR_L,PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBAS - PORT 2 FIREWIRE DIFF PAIRS
```

OUTPUT

```
PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIRQD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)
```

PAGE HISTORY

[illegible]

FIREWIRE CONTROLLER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER		REV.
D	051-7455		
SCALE	SHT	OF	
NONE	37	76	



APPLE INC.

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



CORE_RAIL_5V
ODD detect need less than 100ms include OS latency
ODD_PWR_EN_L is OD and core well

Indicates disk presence, to SMC


BLEED CIRCUIT TO DISCHARGE ODD POWER RAIL WHEN ODD IS DISABLED.

NOTICE OF PROPRIETARY PROPERTY



 APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	

SATA CONNECTOR



PLACE NEAR ICH8 PIN



SATA CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	40	76

GEYSER AND DIMM0 REMOTE TEMP SENSORS



CONNECTOR MISC

SYNC_MASTER=USB SYNC_DATE=06/29/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	42	76


IR CYPRESS ENCORE II USB CONTROLLER



BLUETOOTH



3G CONNECTOR



IR CONTROLLER & BT INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.

01

SCALE

NONE

SHT

43


OF


76

D



A

A



 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7455		01
	SCALE	SHT	OF	
	NONE	44	76	

D



B


A




D



SMC SUPPORT
SYNC_MASTER=GPU SYNC_DATE=07/17/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	45	76



LPC+ Debug Connector

SYNC_MASTER=WFERRY SYNC_DATE=06/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7455 REV. 01


SCALE NONE SHEET 46 OF 76




SMBUS CONNECTIONS	
SYNC_MASTER=WFERRY	SYNC_DATE=06/01/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7455	01
SCALE		SHT	OF
NONE		47	76


PROCESSOR DCIN VOLTAGE SENSE




CPU CURRENT SENSE




CPU VOLTAGE SENSE



Current Sense Calibration Circuit
Switches in fixed load on power supplies to calibrate current sense circuits



GPU VOLTAGE SENSE



CPU Current & Voltage Sense

SYNC_MASTER=GPU SYNC_DATE=07/17/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

HEAT-PIPE/FIN-STACK TEMPERATURE ZONE



CPU TEMPERATURE ZONE



TEMPERATURE SENSE

SYNC_MASTER=GPU SYNC_DATE=06/21/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7455 01

SCALE SHEET OF 76



Fan

SYNC_MASTER=ENESYNC_DATE=11/10/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	50	76



PAGE NOTES

INPUT
=PP3V3_S3_SMS - 3.3V POWER FOR SMS (STAYS ALIVE IN SLEEP)
SMS_ONOFF_L - CONNECT TO SMC TO BE ABLE TO PUT SMS INTO LOW-POWER MODE

OUTPUT
SMS_ACC_*_AXIS - ACCELEROMETER OUTPUT TO SCU

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
7/26/2005 - REMOVED BOM TABLE AND UPDATED SYMBOL TO KXM52-2050
7/28/2005 - CONNECTED PD PIN TO SMC'S SMS_ONOFF_L




SMS
SYNC_MASTER=SMC SYNC_DATE=08/23/2005

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	51	76



SPI ROMs

SYNC_MASTER=WFERRY SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	52	76

AUDIO CODEC
APPLE P/N 353S1538



AUDIO 4.5V REGULATOR
APPLE P/N 353S1576



AUDIO: CODEC

SYNC_MASTER=M70AUDIO

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER: REV.

D 051-7455 01


SCALE: NONE SHT 53 OF 76

SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595


SATELLITE 169 HZ < FC < 282 HZ
SUB 80 HZ < FC < 132 HZ
GAIN 12DB

VOLTAGE=5V
MIN_LINE_WIDTH=0.60 MM
MIN_NECK_WIDTH=0.20 MM
=PP5V_S0_AUDIO_AMP


VOLTAGE=5V
MIN_LINE_WIDTH=0.30 MM
MIN_NECK_WIDTH=0.20 MM



RIGHT SATELLITE



LEFT SATELLITE



SUB-TWEETER

MIN_LINE_WIDTH=0.60 MM
MIN_NECK_WIDTH=0.20 MM
=GND_AUDIO_AMP

SPKRAMP_THERMPLANE

AUDIO0: SPEAKER AMP

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	54	76

AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX




MIC CONNECTOR

APN:518S0392




SPEAKER CONNECTOR

APN:518S0519




APN:518S0521


XW6705



MIC EMI FILTER



AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0459	1	CONN, 3.5MM COMBO AUDIO OUT, RA, M03, LF	J6700	CRITICAL	NORMAL
514-0458	1	CONN, 3.5MM COMBO AUDIO IN, RA, M03, LF	J6750	CRITICAL	NORMAL
514-0479	1	CONN, 3.5MM COMBO AUDIO OUT, RA, BLACK, LF	J6700	CRITICAL	FANCY
514-0478	1	CONN, 3.5MM COMBO AUDIO IN, RA, BLACK, LF	J6750	CRITICAL	FANCY

AUDIO: JACK

SYNC_MASTER=M70AUDIO SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	55	76

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0F (15)	0X05 (5)	0X15 (21,PORTA)	VREF_A(100%)	0X15 (21,PORTA)
SAT SPKR	0X26 (38)	0X25 (37)	0X14 (20,PORTD)	GPIO 0	N/A
SUB SPKR	0X0E (14)	0X04 (4)	0X16 (22,PORTG)	GPIO 0	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30,SPDIF OUT)	N/A	0X1B (27,PORTC)

FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X1A (26,PORTC)	N/A	0X1A (26,PORTC)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X18 (24,PORTB)	VREF_B (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31,SPDIF IN)	N/A	N/A




```
SYNC_MASTER=M70AUIDI                                SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
```




SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	56	76

DC-JACK INTERFACE



BATTERY INTERFACE



DC-In & Battery Connectors

SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D

DRAWING NUMBER 051-7455

REV. 01


SCALE NONE

SHT 57


OF 76



APPLE INC.



RENDER VCORE POWER SUPPLY



	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
60C5 GCORE_PHASE	1 MM	0.25 MM	409
60C5 GCORE_BOOT	0.3 MM	0.25 MM	404
60C5 GCORE_UGATE	1 MM	0.25 MM	405
60C5 GCORE_LGATE	1 MM	0.25 MM	405
60C5 GCORE_BOOT_RC	0.3 MM	0.25 MM	405
60C5 GND GCORE_SGND	0.6 MM	0.25 MM	407
60D7 60C5 60A5 GCORE_VDD	0.3 MM	0.25 MM	408
60D5 GCORE_PVCC	0.3 MM	0.25 MM	409
60D5 GCORE_VIN	0.3 MM	0.25 MM	410
60C5 GCORE_DROOP	0.3 MM	0.25 MM	411
60B5 GCORE_VSUM	0.3 MM	0.25 MM	412
60B5 GCORE_DFB	0.3 MM	0.25 MM	413

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
60B5 GCORE_OCSET	0.3 MM	0.25 MM	415
60B5 GCORE_VW	0.3 MM	0.25 MM	416
60B5 GCORE_RTIN	0.3 MM	0.25 MM	417
60C5 GCORE_VSEN	0.3 MM	0.25 MM	418
60D5 GCORE_RBIAS	0.3 MM	0.25 MM	419
60C5 GCORE_SOFT	0.3 MM	0.25 MM	420
60C5 GCORE_COMP	0.3 MM	0.25 MM	421
60B5 GCORE_FB	0.3 MM	0.25 MM	422
60B5 GCORE_VDIFF	0.3 MM	0.25 MM	423
60B5 GCORE_FB_RC	0.3 MM	0.25 MM	424
60B5 GCORE_VDIFF_RC	0.3 MM	0.25 MM	425

LATEST ISSUE: 2006/12/22



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	60	76


Render VCore Supplies

SYNC_MASTER=GPU SYNC_DATE=06/29/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

A

 APPLE INC.

D

C|A

1

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$V_{out} = 1V * (1 + R_a / R_b)$

$V_{out} = 1V * (1 + R_c / R_d)$

Routing Note:
The discharge path (VO1) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
put 6 vias under the thermal pad (pin 33)

Routing Note:
put 6 vias under the thermal pad (pin 33)

PWM FREQ. = 280 kHz
MAX CURRENT = 7.5A

PWM FREQ. = 430 kHz
MAX CURRENT = 5A

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682,C7680	KEMET TS20V336M016ATR0457690
128S0093	128S0092	?	C7640	KEMET TS20V336M016ATR0457690
376S0448	376S0445	?	Q7620	KEMET TS20V336M016ATR0457690

Placement Note:
R7601,C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 CLOSE TO U7600 PIN 19.
R7605,R7603 close to U7600.


LATEST ISSUE: 2006/12/22




SCALE	DRAWING NUMBER	REV.
NONE	D 051-7455	01
SHT	63	OF 76

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.25V S0 REGULATOR



3.42V/1.25V Switcher

SYNC_MASTER=ENETSYNC_DATE=12/06/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


LATEST ISSUE: 2007/3/8





SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	64	76

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL



1.8V S3 RUN/SS CONTROL



MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.051 A

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	65 mOhm @2.5V
LOADING	0.098 A

LATEST ISSUE: 2006/12/22

S3 FET & S3/S5 Control

SYNC_MASTER=DSIMONV DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: D

DRAWING NUMBER: 051-7455


REV.: 01

SCALE: NONE

SHT: 65

OF: 76

PBUS SUPPLY / BATTERY CHARGER




LATEST ISSUE: 2006/12/22



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7455	01
SCALE	SHT	OF
NONE	66	76




INVERTER, LVDS, TMDS
SYNC_MASTER=GPU SYNC_DATE=06/23/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7455	
SHT		67	OF 76



APPLE INC.



EXTERNAL TMD5	
SYNC_MASTER=GRABSYNC	DATE=06/06/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

NB VIDEO ALIASES

14A5	=CRT_TVO_IREF	=	CRT_TVO_IREF	71C3	14B9	69B8	=CRT_BLUE	=	CRT_BLUE	69B8	71C3
14C5	=TV_A_DAC	=	TV_A_DAC	69B8	71C3	MAKE_BASE=TRUE					
14B5	=TV_B_DAC	=	TV_B_DAC	69B8	71C3	MAKE_BASE=TRUE					
14B5	=TV_C_DAC	=	TV_C_DAC	69B8	71C3	MAKE_BASE=TRUE					
14B5	=CRT_GREEN	=	CRT_GREEN	69A8	71C3	MAKE_BASE=TRUE					
14B5	=CRT_RED	=	CRT_RED	69A8	71C3	MAKE_BASE=TRUE					
14B5	=CRT_HSYNC_R	=	CRT_HSYNC_R	69C3	71C3	MAKE_BASE=TRUE					
14A5	=CRT_VSYNC_R	=	CRT_VSYNC_R	69C3	71C3	MAKE_BASE=TRUE					


Video Connectors

EXTERNAL VIDEO (VGA) INTERFACE



Isolation required for DVI power switch

TMDS(MINI DVI) INTERFACE


A 1.3K OHM 1% RESISTOR IS REQUIRED BETWEEN CRT_IREF AND GROUND





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
740S0044	740S0028	?	F9404	




PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR CONNECTOR




PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR THE CONNECTOR






PLACE R9450 R9451 CLOSE TO GMCH



PLACE R9452 R9453 CLOSE TO GMCH




PLACE R9454 R9455 CLOSE TO GMCH




DVI power DIODE on page 95 (D9500)

OMIT CRITICAL J9401 MINI-DVI-M42-BLK F-RT-TH



514-0376

69C4 8C8 =GND_CHASSIS_TMD5_UPPER 8A6=GND_CHASSIS_TMD5_DOWN



MINI-DVI CONNECTOR

SYNC_MASTER=EUGENESYNC_DATE=05/21/05

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.

01

SCALE NONE

SHT 69 OF 76

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
514-0480	1	CONN,REC,MINI-DVI,32P,RA,TABS,NG3	J9401	CRITICAL	NORMAL
514-0481	1	CONN,REC,MINI-DVI,32P,RA,TABS,BLK	J9401	CRITICAL	FANCY

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BREQ0 L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DBSY L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	906 1303
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	906 1303
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L	906 1205 1305
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	904 1305 1305
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0>	904 1303
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	904 1303
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	904 1303
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	904 904 1305
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1>	904 1303
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	904 1303
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	904 1303
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	902 1305 1305
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2>	902 1303
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	902 1303
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	902 1303
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	902 902 1305
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3>	902 1303
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	902 1303
	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	902 1303
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	908 1303 1303
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	908 908 1303
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	908 1303
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	908 1303
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	908 1303
CPU_IERR_L	CPU_55S		CPU IERR L	906
CPU_FERR_L	CPU_55S		CPU FERR L	906 2202
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU PROCHOT L	906 4505 4503 5908
CPU_PWRGD	CPU_55S		CPU PWRGD	902 1201 2204
CPU_FROM_SB	CPU_55S		CPU INTR	908 2204
CPU_FROM_SB	CPU_55S		CPU NMI	908 2204
CPU_FROM_SB	CPU_55S		CPU A20M L	908 2204
CPU_FROM_SB	CPU_55S		CPU DPSLP L	902 2204
CPU_FROM_SB	CPU_55S		CPU IGNNE L	908 2204
CPU_INIT_L	CPU_55S		CPU INIT L	906 2204 4602
CPU_FROM_SB	CPU_55S		CPU SMI L	908 2204
CPU_FROM_SB	CPU_55S		CPU_STPCLK L	908 2204
PM_THERMTRIP_L	CPU_55S	CPU_2T01	PM THERMTRIP L	906 1506 2202 4503
FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L	902 1505
PM_DPRSLEVR	CPU_55S	CPU_2T01	PM DPRSLPVR	1506 2403 5908
(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR	5907
CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0>	904 2906
(See above)	CPU_55S	CPU_2T01	NB BSEL<0>	1506 2908
CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1>	904 2906
(See above)	CPU_55S	CPU_2T01	NB BSEL<1>	1506 2908
CPU_BSEL2	CPU_55S	CPU_2T01	CPU BSEL<2>	904 2906
(See above)	CPU_55S	CPU_2T01	NB BSEL<2>	1506 2908
CPU DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L	902 1506 2204 5907
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF	904
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<3>	903
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	903
CPU_COMP	CPU_55S	CPU_COMP	CPU_COMP<1>	903
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	903
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	907 906 1203
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	907 906 1205
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	907 906 1202
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	907 906 1202 1203
XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L	907 906 1203
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	906 1202 1203
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	905 1202
CLK_FSB_100M	CLK_FSB	CLK_FSB	XDP CLK_P	7503
CLK_FSB_100M	CLK_FSB	CLK_FSB	XDP CLK_N	7503
(FSB_CPURST_L)	CPU_55S	CPU_ITP	ITP CPURST L	
	CPU_55S	CPU_2T01	CPU VID<6..0>	1007 5907
	CPU_55S	CPU_2T01	IMVP6_VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	1006 5904 5905
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	1006 5904 5905
	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	
	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	

CPU/FSB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D

051-7455

REV.

01

SCALE

NONE

SHT

70

OF

76

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.
CRT & TVDAC signal single-ended impedance varies by location:
- 37.5-ohm +/- 15% from GMCH to first termination resistor.
- 50-ohm +/- 15% from first to second termination resistor.
- 55-ohm +/- 15% from second termination resistor to connector.
CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG D2R N<1>	1403 6886
	PCIE_100D	PCIE	PEG D2R P<1>	1403 6886
	PCIE_100D	PCIE	PEG R2D C P<3..0>	1403 6886 6806
	PCIE_100D	PCIE	PEG R2D C N<3..0>	1403 1403 6886 6806
DMI_N2S	DMI_100D	DMI	DMI N2S P<3..0>	1503 2302
	DMI_100D	DMI	DMI N2S N<3..0>	1503 2302
DMI_S2N	DMI_100D	DMI	DMI S2N P<3..0>	1503 2302
	DMI_100D	DMI	DMI S2N N<3..0>	1503 1503 2302
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P	1405 6783
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N	1405 6783
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>	1405 6782
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>	1405 6782
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA P<3>	
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA N<3>	
LVDS_IBG		LVDS	LVDS_IBG	1405 67A8
CRT_TVO_IREF		CRT	CRT_TVO_IREF	6907 6908
CRT_RED	CRT_50S	CRT	CRT_RED	69A8 6905
CRT_GREEN	CRT_50S	CRT	CRT_GREEN	69A8 6905
CRT_BLUE	CRT_50S	CRT	CRT_BLUE	69B8 6905
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_HSYNC R	69C3 6905
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_VSYNC R	69C3 6905
TV_A_DAC	CRT_50S	TVDAC	TV_A_DAC	69B8 6907
TV_B_DAC	CRT_50S	TVDAC	TV_B_DAC	69A8 6907
TV_C_DAC	CRT_50S	TVDAC	TV_C_DAC	69A8 6907

NB Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.

01

SCALE

NONE

SHT

71

OF

76

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Need to support MEM*-style wildcards!

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<2..0>	15D3 30A4 30D4
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK N<2..0>	15D3 30A4 30D4
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_CKE<1..0>	15D3 30C4 30C6 32D6
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_CS L<1..0>	15D3 30B4 30B6 32D6
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM_ODT<1..0>	15C3 30B4 30B6 32D6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>	15C6 16B5 16C5 30B4 30B6 30C4 30C6 32C6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A BS<2..0>	16D5 30B4 30B6 30C6 32C6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A RAS L	16B5 30B4 32B6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A CAS L	16D5 30B6 32B6
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A WE L	16B5 30B6 32B6
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_A DQ<7..0>	16D8 30D4 30D6
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_A DQ<15..8>	16C8 30D4 30D6
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_A DQ<23..16>	16C8 30C4 30C6
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_A DQ<31..24>	16C8 30C4 30C6 30D4 30D6
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_A DQ<39..32>	16B8 16C8 30B4 30B6
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_A DQ<47..40>	16B8 30A4 30A6 30B4 30B6
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_A DQ<55..48>	16B8 30A4 30A6
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_A DQ<63..56>	16A8 16B8 30A4 30A6
MEM_A_DM0	MEM_55S	MEM_DATA	MEM_A DM<0>	16D5 30D4
MEM_A_DM1	MEM_55S	MEM_DATA	MEM_A DM<1>	16D5 30D4
MEM_A_DM2	MEM_55S	MEM_DATA	MEM_A DM<2>	16C5 30C6
MEM_A_DM3	MEM_55S	MEM_DATA	MEM_A DM<3>	16C5 30C4
MEM_A_DM4	MEM_55S	MEM_DATA	MEM_A DM<4>	16C5 30B4
MEM_A_DM5	MEM_55S	MEM_DATA	MEM_A DM<5>	16C5 30B6
MEM_A_DM6	MEM_55S	MEM_DATA	MEM_A DM<6>	16C5 30A6
MEM_A_DM7	MEM_55S	MEM_DATA	MEM_A DM<7>	16C5 30A4
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS P<0>	16C5 30D6
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM_A DQS N<0>	16C5 30D6
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS P<1>	16C5 30D6
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM_A DQS N<1>	16C5 30D6
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS P<2>	16C5 30C4
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM_A DQS N<2>	16C5 30C4
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS P<3>	16C5 30C6
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM_A DQS N<3>	16C5 30C6
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS P<4>	16C5 30B6
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM_A DQS N<4>	16C5 30B6
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS P<5>	16C5 30B4
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM_A DQS N<5>	16C5 30B4
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS P<6>	16C5 30A4
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM_A DQS N<6>	16C5 30A4
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS P<7>	16C5 30A6
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM_A DQS N<7>	16C5 30A6
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<5..3>	15D3 31A4 31D4
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<5..3>	15D3 31A4 31D4
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_CKE<4..3>	15D3 31C4 31C6 32D5 32D6
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_CS L<3..2>	15C3 15D3 31B4 31B6 32D6
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM_ODT<3..2>	15C3 31B4 31B6 32D6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B A<14..0>	15C6 16B1 16C1 31B4 31B6 31C4 31C6 32A5 32B5
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B BS<2..0>	16D1 31B4 31B6 31C6 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B RAS L	16B1 31B4 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B CAS L	16D1 31B6 32A6
MEM_B_CMD	MEM_55S	MEM_CMD	MEM_B WE L	16B1 31B6 32A6
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM_B DQ<7..0>	16D4 31D4 31D6
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM_B DQ<15..8>	16C4 31D4 31D6
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM_B DQ<23..16>	16C4 31C4 31C6
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM_B DQ<31..24>	16C4 31C4 31C6
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM_B DQ<39..32>	16B4 16C4 31B4 31B6
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM_B DQ<47..40>	16B4 31A4 31A6 31B4 31B6
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM_B DQ<55..48>	16B4 31A4 31A6
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM_B DQ<63..56>	16A4 16B4 31A4 31A6
MEM_B_DM0	MEM_55S	MEM_DATA	MEM_B DM<0>	16D1 31D4
MEM_B_DM1	MEM_55S	MEM_DATA	MEM_B DM<1>	16D1 31D4
MEM_B_DM2	MEM_55S	MEM_DATA	MEM_B DM<2>	16C1 31C4
MEM_B_DM3	MEM_55S	MEM_DATA	MEM_B DM<3>	16C1 31C6
MEM_B_DM4	MEM_55S	MEM_DATA	MEM_B DM<4>	16C1 31B4
MEM_B_DM5	MEM_55S	MEM_DATA	MEM_B DM<5>	16C1 31A6
MEM_B_DM6	MEM_55S	MEM_DATA	MEM_B DM<6>	16C1 31A4
MEM_B_DM7	MEM_55S	MEM_DATA	MEM_B DM<7>	16C1 31A6
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS P<0>	16C1 31D6
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM_B DQS N<0>	16C1 31D6
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS P<1>	16C1 31D6
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM_B DQS N<1>	16C1 31D6
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS P<2>	16C1 31C6
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM_B DQS N<2>	16C1 31C6
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS P<3>	16C1 31C4
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM_B DQS N<3>	16C1 31C4
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS P<4>	16C1 31B6
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM_B DQS N<4>	16C1 31B6
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS P<5>	16C1 31A4
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM_B DQS N<5>	16C1 31A4
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS P<6>	16C1 31A6
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM_B DQS N<6>	16C1 31A6
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS P<7>	16C1 31A4
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM_B DQS N<7>	16C1 31A4

Memory Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.

01

SCALE

NONE

SHT

72

OF

76

Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
IDE_PDD	IDE_55S	IDE	IDE_PDD<15..0> 2284 2204 3903 3905
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0> 2284 1983 3985
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L 2284 1985
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L 2284 1983
IDE_CNVL	IDE_55S	IDE	IDE_PDIOW L 2284 1985
IDE_PDIOR_L	IDE_55S	IDE	IDE_PDIOR L 2284 3903
IDE_CNVL	IDE_55S	IDE	IDE_PDDACK L 2284 3983
IDE_CNVL	IDE_55S	IDE	IDE_PDDRQ 22A4 3903
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY 22A4 1985
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14 2284 1985
IDE_RST_L	IDE_55S	IDE	ODD_RST_5VTOL_L 2386 39A8
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P 2286 40D4
SATA_100D	SATA		SATA_A_R2D_C_N 2286 40D4
SATA_100D	SATA		SATA_A_R2D_P 4007
SATA_100D	SATA		SATA_A_R2D_N 4007
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P 2286 40C4
SATA_100D	SATA		SATA_A_D2R_N 2286 40D4
SATA_100D	SATA		SATA_A_D2R_C_P 4007
SATA_100D	SATA		SATA_A_D2R_C_N 4007
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK 8A6 22C8
HDA_SYNC	HDA_55S	HDA	HDA_BIT_CLK_R 22C6
HDA_SYNC	HDA_55S	HDA	HDA_SYNC 8A6 22C8
HDA_SYNC	HDA_55S	HDA	HDA_SYNC_R 22C6
HDA_RST_L	HDA_55S	HDA	HDA_RST_L 8A6 22C8
HDA_RST_L	HDA_55S	HDA	HDA_RST_L_R 22C6
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0 8A6 22C8
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT 8A6 22B8
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R 22B6
USB_EXT_A	USB_90D	USB	USB_EXT_A_P 8C1 23C2
USB_EXT_A	USB_90D	USB	USB_EXT_A_N 8C1 23C2
USB_EXT_A	USB_90D	USB	USB_EXT_A_MUXED_P
USB_EXT_A	USB_90D	USB	USB_EXT_A_MUXED_N
USB_MINI	USB_90D	USB	USB_MINI_P 8C1 23C2
USB_MINI	USB_90D	USB	USB_MINI_N 8C1 23C2
USB_3G	USB_90D	USB	USB_3G_P
USB_3G	USB_90D	USB	USB_3G_N
USB_CAMERA	USB_90D	USB	USB_CAMERA_P 8C1 23C2
USB_CAMERA	USB_90D	USB	USB_CAMERA_N 8C1 23C2
USB_BT	USB_90D	USB	USB_BT_P 8C1 8C2 23C2
USB_BT	USB_90D	USB	USB_BT_N 8B1 8B2 23C2
USB_TPAD	USB_90D	USB	USB_TPAD_P 8C1 23C2
USB_TPAD	USB_90D	USB	USB_TPAD_N 8C1 23C2
USB_IR	USB_90D	USB	USB_IR_P 8C1 8C2 23C2
USB_IR	USB_90D	USB	USB_IR_N 8C1 8C2 23C2
USB_EXTB	USB_90D	USB	USB_EXTB_P 8B1 23C2
USB_EXTB	USB_90D	USB	USB_EXTB_N 8B1 23C2
USB_EXCARD	USB_90D	USB	USB_EXCARD_P 8B1 23C2
USB_EXCARD	USB_90D	USB	USB_EXCARD_N 8B1 23C2
USB_EXTC	USB_90D	USB	USB_EXTC_P 8B1 23C2
USB_EXTC	USB_90D	USB	USB_EXTC_N 8B1 23C2
USB_RBIA5	USB_60S	USB	USB_RBIA5 23B3
SMB_SB_SCT	SMB_55S	SMB	SMB_CLK 24D5 47D8
SMB_SB_SDA	SMB_55S	SMB	SMB_DATA 24D5 47D8
SMB_SB_ME_SCT	SMB_55S	SMB	SMB_ME_CLK 24D5 47A8
SMB_SB_ME_SDA	SMB_55S	SMB	SMB_ME_DATA 24D5 47A8
SPI_SCLK	SPI_55S	SPI	SPI_SCLK_R 23C5 52C7
SPI_55S	SPI		SPI_A_SCLK_R 52C5
SPI_SI	SPI_55S	SPI	SPI_SI_R 23C5 52C3
SPI_55S	SPI		SPI_A_SI_R 52C4
SPI_SO	SPI_55S	SPI	SPI_SO 23C5 52C3
SPI_55S	SPI		SPI_A_SO_R 52C4
SPI_CE_L0	SPI_55S	SPI	SPI_CE_R_L<0> 23C5 52C7
SPI_55S	SPI		SPI_CE_L<0> 52C6
SPI_CE_L1	SPI_55S	SPI	SPI_CE_R_L<1>

SB Constraints (1 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.

01

SCALE

NONE

SHT

73

OF

76

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LAN_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
GLAN_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CLK	*	=2.5:1_SPACING	?
ENET_GLAN	*	20 MILS	?
ENET_LAN	*	=1.5:1_SPACING	?
ENET_MDI	*	25 MILS	?

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	Y	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PCI_AD	PCI_55S	PCI	PCI_AD<18...0> 23A8 23B8 37B5 37C5
PCI_AD19	PCI_55S	PCI	PCI_AD<19> 23A8 37B6
PCI_AD20	PCI_55S	PCI	PCI_AD<20> 23A8 37B6
PCI_AD	PCI_55S	PCI	PCI_AD<31...21> 23A8 37B5
PCI_AD	PCI_55S	PCI	PCI_PAR 23A6 37B5
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0> 23B6 37B5
PCI_CNTL	PCI_55S	PCI	PCI_IRDY_L 23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_DEVSEL_L 23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_PERR_L 23A4 23A6 37A5
PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L 23A4 23A6
PCI_CNTL	PCI_55S	PCI	PCI_SERR_L 23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_STOP_L 23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_TRDY_L 23A4 23A6 37A5
PCI_CNTL	PCI_55S	PCI	PCI_FRAME_L 23A4 23A6 37A5
PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L 23A4 23B6 37A5
PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L 23B5 37A5
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L 23A4 23B6
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L
PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L 23A4 23B6
PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L
INT_PIRQA_L	PCI_55S	PCI	INT_PIRQA_L 23A4 23A8
INT_PIROB_L	PCI_55S	PCI	INT_PIROB_L 23A4 23A8
INT_PIROC_L	PCI_55S	PCI	INT_PIROC_L 23A4 23A8
INT_PIROD_L	PCI_55S	PCI	INT_PIROD_L 23A4 23A8 37A5
INT_PIROE_L	PCI_55S	PCI	INT_PIROE_L 23A4 23A6
INT_PIROF_L	PCI_55S	PCI	INT_PIROF_L 23A4 23A6
PCIE_E_R2D	PCIE_100D	PCIE	PCIE_E_R2D_C_P 33B5 33B6
PCIE_E_R2D	PCIE_100D	PCIE	PCIE_E_R2D_C_N 33B5 33B6
PCIE_E_D2R	PCIE_100D	PCIE	PCIE_E_D2R_P 33B5
PCIE_E_D2R	PCIE_100D	PCIE	PCIE_E_D2R_N 33B5 33C5
GLAN_COMP			GLAN_COMP 22C6
ENET_LAN	LAN_55S	ENET_LAN	LAN_RSTSYNC
ENET_LAN	LAN_55S	ENET_LAN	LAN_R2D<2...0>
ENET_LAN	LAN_55S	ENET_LAN	LAN_D2R<2...0>
ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET_GLAN_CLK_R
LAN_55S	ENET_CLK		ENET_GLAN_CLK
ENET_MDI0	ENET_100D	ENET_MDI	ENET_MDI_P<0> 34B8 36B7
ENET_100D	ENET_MDI		ENET_MDI_N<0> 34B8 36B7
ENET_MDI1	ENET_100D	ENET_MDI	ENET_MDI_P<1> 34B8 36C7
ENET_100D	ENET_MDI		ENET_MDI_N<1> 34B8 36C7
ENET_MDI2	ENET_100D	ENET_MDI	ENET_MDI_P<2> 34B8 36B7
ENET_100D	ENET_MDI		ENET_MDI_N<2> 34B8 36C7
ENET_MDI3	ENET_100D	ENET_MDI	ENET_MDI_P<3> 34B8 36C7
ENET_100D	ENET_MDI		ENET_MDI_N<3> 34B8 36C7
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK 15A3 24C3
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA 15A3 24C3
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L 15A3 24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK 24C3
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA 24C3
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L 24D5
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB_CLINK_VREF 15A4
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF0 24C3
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB_CLINK_VREF1 24C3

SB Constraints (2 of 2)

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER

D 051-7455

REV.

01

SCALE

NONE

SHT

74

OF

76

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	6C7 28C4 29D6
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	6C7 28C4 29D6
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	6C7 28C4 29D6
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	6C7 28C4 29D6
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	6C7 28C4 29D6
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	6C7 28C4 29D6
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK	28B8 29B6
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	6C7 28B6 29B6
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	28B6 29B6
CK505_PCIE2	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	8C4 28B6
CK505_PCIE3	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	28B6 29A6
CK505_PCIE4	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	8C4 28B6
CK505_PCIE5	CLK_MED_55S	CLK_MED	CK505_PCIE5_FCTSEL1	28B6 29B2
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_USB48_FSA	28A4 29D8
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_CLK14P3M_TIMER	28A4 29D8
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	6C7 28A4 29B6
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	6C7 28A4 29B6
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	6C7 28B4 29C6
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	6C7 28B4 29C6
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	6C7 28B4 29C6
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	6C7 28B4 29C6
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	6C7 28B4 29C6
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	6C7 28B4 29C6
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	6C7 28B4 29C6
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	6C7 28B4 29C6
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	6C7 28B4 29C6
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	6C7 28B4 29B6
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	6B7 28A4 29B6
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	6B7 28A4 29B6
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	9B6 29D3
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	9B6 29D3
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	13B3 29D3
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	13B3 29D3
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	70A3
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	70A3
CK505_PCIE0	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	6C3 29B3 46C4
CK505_PCIE1	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	23A6 29A6 29B3
CK505_PCIE1	CLK_MED_55S	CLK_MED	PCI_CLK33M_FW	29A5 29B3 37A5
CK505_PCIE2	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
CK505_PCIE3	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	29A3 29A5 44C8
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_PCI4 is project-specific	
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_PCI5 is project-specific	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTLR	24D3 29A5 29D6
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	24D3 29A5 29D6
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	29C8 29D6
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	29A8 29D6
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_P	8B1 29B3
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_N	8B1 29B3
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_P	8B1 29C3
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_N	8A1 29C3
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P	
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N	
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	23C2 29C3
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	23D2 29C3
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	22B6 29C3
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	22B6 29C3
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	15C3 29C3
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	15C3 29C3
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	29C3 33C5
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	29B3 33C5

CK505 SRC7 is project-specific

CK505 SRC8 is project-specific

Clock Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D 051-7455

REV.

01

SCALE

NONE

SHT

75

OF






















76

FireWire Interface Constraints











PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
FW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
 FW_D_CTL	FW_55S	FW	FW_LINK<7..0>
 FW_D_CTL	FW_55S	FW	FW_CTL<1..0>
 FW_LCLK	CLK_MED_55S	CLK_MED	CLKFW_LINK_LCLK
 FW_LCLK	CLK_MED_55S	CLK_MED	CLKFW_PHY_LCLK
 FW_PCLK	CLK_MED_55S	CLK_MED	CLKFW_LINK_PCLK
 FW_PCLK	CLK_MED_55S	CLK_MED	CLKFW_PHY_PCLK
 FW_LKON	FW_55S	FW	FW_LKON
 FW_LKON	FW_55S	FW	FW_LKON_R
 FW_LPS	FW_55S	FW	FW_LPS
 FW_LREQ	FW_55S	FW	FW_LREQ
 FW_PINT	FW_55S	FW	FW_PINT
 FWHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M_FW_XI_R
 FWHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M_FW_XI
 FW_0_TPA	FW_110D	FW_TP	FW_0_TPA_P
 FW_0_TPA	FW_110D	FW_TP	FW_0_TPA_N
 FW_0_TPB	FW_110D	FW_TP	FW_0_TPB_P
 FW_0_TPB	FW_110D	FW_TP	FW_0_TPB_N
 FW_1_TPA	FW_110D	FW_TP	FW_1_TPA_P
 FW_1_TPA	FW_110D	FW_TP	FW_1_TPA_N
 FW_1_TPB	FW_110D	FW_TP	FW_1_TPB_P
 FW_1_TPB	FW_110D	FW_TP	FW_1_TPB_N
Port 2 Not Used			

SMC SMBus Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
 SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL 4702
 SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA 4702
 SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL 682 4705
 SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA 682 4705
 SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL 4705
 SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA 4705
 SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL 4702
 SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA 4702
 SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL 4782
 SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA 4782

FireWire & SMC Constraints

SYNC_MASTER=WFERRY SYNC_DATE=06/12/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7455 01

SCALE NONE SHT 76 OF 76