

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

M97 MLB SCHEMATIC

REFERENCED FROM T18
08/27/2008

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
A		625211	PRODUCTION RELEASED	08/29/08	?

Page	Contents	Sync
1	Table of Contents	T17_MLB 08/22/2007
2	System Block Diagram	T18_MLB 12/12/2007
3	Power Block Diagram	DRAGON 03/13/2008
4	BOM Configuration	M97_MLB
5	Revision History	M97_MLB 04/04/2008
6	JTAG Scan Chain	BEN
7	FUNC TEST	M97_MLB 04/21/2008
8	Power Aliases	BEN
9	SIGNAL ALIAS	M97_MLB
10	CPU FSB	T18_MLB 12/12/2007
11	CPU Power & Ground	T18_MLB 12/12/2007
12	CPU Decoupling	RAYMOND 03/31/2008
13	eXtended Debug Port (XDP)	T18_MLB 12/12/2007
14	MCP CPU Interface	T18_MLB 04/04/2008
15	MCP Memory Interface	T18_MLB 04/04/2008
16	MCP Memory Misc	T18_MLB 04/04/2008
17	MCP PCIe Interfaces	T18_MLB 04/04/2008
18	MCP Ethernet & Graphics	T18_MLB 04/04/2008
19	MCP PCI & LPC	T18_MLB 04/04/2008
20	MCP SATA & USB	T18_MLB 04/04/2008
21	MCP HDA & MISC	T18_MLB 06/26/2008
22	MCP Power & Ground	T18_MLB 04/04/2008
23	MCP79 A01 Silicon Support	T18_MLB 03/08/2008
24	MCP Standard Decoupling	T18_MLB 04/04/2008
25	MCP Graphics Support	T18_MLB 12/12/2007
26	SB Misc	RAYMOND 04/05/2008
27	FSB/DDR3 Vref Margining	BEN 03/31/2008
28	DDR3 SO-DIMM Connector A	BEN 06/30/2008
29	DDR3 SO-DIMM Connector B	BEN 05/09/2008
30	DDR3 Support	T18_MLB 04/04/2008
31	Right Clutch Connector	YITE 04/22/2008
32	VENICE CONNECTOR	YITE 03/13/2008
33	Ethernet PHY (RTL8211CL)	SUMA 05/23/2008
34	Ethernet & AirPort Support	SUMA 07/01/2008
35	ETHERNET CONNECTOR	SUMA 04/04/2008


Page	Contents	Sync
36	SATA Connectors	CHANGZHANG 04/14/2008
37	External USB Connectors	YUAN.MA 01/18/2008
38	Front Flex Support	YUAN.MA 05/28/2008
39	SMC	T18_MLB 06/26/2008
40	SMC Support	YUAN.MA 05/28/2008
41	LPC+SPI Debug Connector	CHANGZHANG 05/09/2008
42	M97 SMBUS CONNECTIONS	BEN 04/21/2008
43	VOLTAGE SENSING	YUNMU 02/04/2008
44	Current Sensing	YUNMU 04/07/2008
45	Thermal Sensors	YUNMU 03/20/2008
46	Fan	CHANGZHANG 01/18/2008
47	WELLSPRING 1	YUAN.MA 04/22/2008
48	WELLSPRING 2	YUAN.MA 05/09/2008
49	SMS	YUNMU 06/26/2008
50	SPI ROM	CHANGZHANG 05/02/2008
51	AUDIO: CODEC	AUDIO 07/01/2008
52	AUDIO: MIKEY	AUDIO 07/03/2008
53	AUDIO: SPEAKER AMP	AUDIO 07/01/2008
54	AUDIO: JACK	AUDIO 07/01/2008
55	AUDIO: JACK TRANSLATORS	AUDIO 07/01/2008
56	DC-In & Battery Connectors	JACK 03/13/2008
57	PBUS Supply/Battery Charger	RAYMOND 01/31/2008
58	5V/3.3V SUPPLY	RAYMOND 02/08/2008
59	1.5V/0.75V DDR3 SUPPLY	RAYMOND 01/31/2008
60	IMVP6 CPU VCore Regulator	RAYMOND 01/31/2008
61	MCP VCore REGULATOR	RAYMOND 01/31/2008
62	CPU VTT(1.05V) SUPPLY	RAYMOND 02/08/2008
63	MISC POWER SUPPLIES	RAYMOND 01/23/2008
64	POWER SEQUENCING	YUAN.MA 04/22/2008
65	POWER FETS	YUAN.MA 04/04/2008
66	LVDS CONNECTOR	NMARTIN 04/04/2008
67	DISPLAYPORT SUPPORT	AMASON 04/18/2008
68	DisplayPort Connector	AMASON 06/30/2008
69	LCD BACKLIGHT DRIVER	YITE 08/12/2008
70	LCD Backlight Support	YITE 06/30/2008

Page	Contents	Sync
71	CPU/FSB Constraints	T18_MLB 01/04/2008
72	Memory Constraints	T18_MLB 01/04/2008
73	MCP Constraints 1	T18_MLB 01/04/2008
74	MCP Constraints 2	T18_MLB 12/14/2007
75	Ethernet Constraints	T18_MLB 03/19/2008
76	SMC Constraints	T18_MLB 01/04/2008
77	M97 SPECIAL CONSTRAINTS	M97_MLB
78	M97 RULE DEFINITIONS	M97_MLB


PVT BUILD

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7537	1	SCHEM,MLB,M97	SCH	CRITICAL	
820-2327	1	PCBF,MLB,M97	PCB	CRITICAL	

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION	METRIC		APPLE INC.	
	DRAFTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	ENG APPD	MFG APPD	TITLE	
	QA APPD	DESIGNER	SCHEM,MLB,M97	
	RELEASE	SCALE NONE	DRAWING NUMBER 051-7537 REV. A	
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	SHT 1 OF 109	

M97 POWER SYSTEM ARCHITECTURE



D

Bar Code Labels / EEE #'s

D

C

C

B

B


A


A

1

1

Top		SIGNAL
2		GROUND
3		SIGNAL(High Speed)
4		SIGNAL(High Speed)
5		GROUND
6		POWER
7		POWER
8		GROUND
9		SIGNAL(High Speed)
10		SIGNAL(High Speed)
11		GROUND
BOTTOM		SIGNAL

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7537		A
	SCALE	SHT	OF	
	NONE	4	109	



APPLE INC.

Functional Test Points

87654321

Fan Connectors

PP5VRT_S0	(NEED 3 TP)
FAN_RT_PWM	
FAN_RT_TACH	

MIC_FUNC_TEST

MIC_HI_CONN	
MIC_LO_CONN	
MIC_SHLD_CONN	

SPEAKER_FUNC_TEST

SPKRAMP_L_N_OUT	
SPKRAMP_L_P_OUT	
SPKRAMP_R_N_OUT	
SPKRAMP_R_P_OUT	
SPKRAMP_SUB_N_OUT	
SPKRAMP_SUB_P_OUT	

THERMAL_FUNC_TEST

MCPETHMSNS_D2_P	
MCPETHMSNS_D2_N	

LVDS_FUNC_TEST

PP3V3_LCDVDD_SW_F	
PP3V3_S0_LCD_F	
PPVOUT_S0_LCDBKLT	
LVDS_IG_DDC_CLK	
LVDS_IG_DDC_DATA	
LVDS_IG_A_DATA_N<0>	
LVDS_IG_A_DATA_P<0>	
LVDS_IG_A_DATA_N<1>	
LVDS_IG_A_DATA_P<1>	
LVDS_IG_A_DATA_N<2>	
LVDS_IG_A_DATA_P<2>	
LVDS_IG_A_CLK_F_N	
LVDS_IG_A_CLK_F_P	
LED_RETURN_1	
LED_RETURN_2	
LED_RETURN_3	
LED_RETURN_4	
LED_RETURN_5	
LED_RETURN_6	

SATA_ODD_CONN

PP5V_SW_ODD	(NEED 4 TP)
SMC_ODD_DETECT	
SATA_ODD_D2R_C_P	
SATA_ODD_D2R_C_N	
SATA_ODD_R2D_P	
SATA_ODD_R2D_N	

DC_POWER_CONN

PP18V5_DCIN_FUSE	(NEED 3 TP)
ADAPTER_SENSE	

BATT_POWER_CONN

PPVBAT_G3H_CONN_F	(NEED 3 TP)
GND_BATT_CONN	(NEED 3 TP)
SMBUS_SMC_BSA_SCL	
SMBUS_SMC_BSA_SCL	
SMC_BS_ALRT_L	

BATT_SIGNAL_CONN

PP3V42_G3H	(NEED 3 TP)
SMBUS_SMC_BSA_SCL	
SMBUS_SMC_BSA_SCL	
SMC_BIL_BUTTON_DB_L	

FRONT_FLEX_CONN

PP3V42_G3H_LIDSWITCH_R	
PP5V_S3_IR_R	
IR_RX_OUT	
SMC_LID_R	
SYS_LED_ANODE_R	

RIGHT_CLUTCH_CONN

PP5V_S3_BT_CAMERA_F	
PCIE_MINI_D2R_P	
PCIE_MINI_D2R_N	
PCIE_MINI_R2D_P	
PCIE_MINI_R2D_N	
PCIE_CLK100M_MINI_CONN_P	
PCIE_CLK100M_MINI_CONN_N	
USB_CAMERA_CONN_P	
USB_CAMERA_CONN_N	
PP5V_WLAN	
PCIE_WAKE_L	
SMBUS_SMC_A_S3_SCL	
SMBUS_SMC_A_S3_SDA	
CONN_USB2_BT_P	
CONN_USB2_BT_N	
MINI_CLKREQ_O_L	
MINI_RESET_CONN_L	

SATA_HDD_CONN

PP5V_S0_HDD_FLT	(NEED 4 TP)
SATA_HDD_R2D_P	
SATA_HDD_R2D_N	
SATA_HDD_D2R_C_P	
SATA_HDD_D2R_C_N	
SATA_ODD_R2D_N	

IPD_FLEX_CONN

PP3V3_S3_LDO	
PP18V5_S3	
TPAD_GND_F	
Z2_CS_L	
Z2_DEBUG3	
Z2_MOSI	
Z2_MISO	
Z2_SCLK	
Z2_BOOST_EN	
Z2_HOST_INTN	
Z2_BOOT_CFG1	
Z2_CLKIN	
Z2_KEY_ACT_L	
Z2_RESET	
PSOC_MISO	
PSOC_MOSI	
PSOC_SCLK	
SMBUS_SMC_A_S3_SDA	
SMBUS_SMC_A_S3_SCL	
PSOC_F_CS_L	
PICKB_L	

KEYBOARD_CONN

PP3V3_S3	
PP3V42_G3H	
WS_KBD1	
WS_KBD2	
WS_KBD3	
WS_KBD4	
WS_KBD5	
WS_KBD6	
WS_KBD7	
WS_KBD8	
WS_KBD9	
WS_KBD10	
WS_KBD11	
WS_KBD12	
WS_KBD13	
WS_KBD14	
WS_KBD15_CAP	
WS_KBD16_NUM	
WS_KBD17	
WS_KBD18	
WS_KBD19	
WS_KBD20	
WS_KBD21	
WS_KBD22	
WS_KBD23	
WS_KBD_ONOFF_L	
WS_LEFT_SHIFT_KBD	
WS_LEFT_OPTION_KBD	
WS_CONTROL_KBD	

KBD_BACKLIGHT_CONN

KBDLED_ANODE	
--------------	--

DEBUG_VOLTAGE

PPVCORE_S0_CPU	
PPCPUVTT_S0	
PPVCORE_S0_MCP	
PP0V75_S0	
PP1V05_S0	
PP1V5_S0	
PP1V8_S0	
PP5VRT_S0	
PP3V3_S0	
PP1V5_S3	
PP3V3_S3	
PP5VLT_S3	
PP1V1R1V05_S5	
PP3V3_S5	
PP3V42_G3H	
PPBUS_G3H	
PP3V3_ENET_PHY	
PP1V2R1V05_ENET	
PP3V3_G3_RTC	
PP5V_WLAN	
PP5V_SW_ODD	
PP5V_S0_HDD_FLT	
PP3V3_S5_AVREF_SMC	
PP18V5_S3	
PP3V3_S3_LDO	
PP3V3_LCDVDD_SW_F	
PPVOUT_S0_LCDBKLT	
BKL_VREF_4V9	
PP4V6_AUDIO_ANALOG	
SMC_PM_G2_EN	
PM_SLP_S4_L	
PM_SLP_S3_L	

(NEED TO ADD 4 GND TP)

FUNC TEST

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	7	109

87654321

"S0,S0M" RAILS

D

C

B

A

"S3" RAILS

"G3H" RAILS

D

C

B

A

PEX & SATA AVDD/DVDD aliases

Power Aliases

SYNC_MASTER=BEN

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	8	109





SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

CPU Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		11	109

D

C

B

A

D


C

B

A


CPU VCore HF and Bulk Decoupling

4X 330UF. 20X 22UF 0805




PLACEMENT_NOTE (C1240-C1243):

Place on secondary side.




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402



SYNC FROM T18
REMOVE NO STUFF CAPS C1220 TO C1231
REMOVE C1244 & C1245
CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

CPU Decoupling

SYNC_MASTER=RAYMOND

SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

DRAWING NUMBER

051-7537

REV.

A

SCALE

NONE


SHT

12

OF

109


MCP79-specific pinout




SYNC FROM T18
CHANGE STANDARD XDP CONNECTOR TO SMALLER ONE 516S0625
RENAME JTAG_MCP_TDO TO JTAG_MCP_TDO_CONN
RENAME XDP_TDO TO XDP_TDO_CONN

eXtended Debug Port (XDP)
SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		13	109





MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7537	REV. A
	SCALE NONE	SHT OF 16 109	



D

C

B


A

D

C

B

A



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

Interface Mode		
MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N


NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

APPLE INC.

SIZE
D

DRAWING NUMBER
051-7537

REV.
A

SCALE
NONE

SHT
18

OF
109

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



MCP PCI & LPC

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



P

P

P



BIOS Boot Select		
I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

```

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L

R1961 and R2160 selects SPI0 ROM by
default, LPC+ debug card pulls
LPC_FRAME# high for SPI1 ROM override.

NOTE: MCP79 does not support FWH, only
      LPC ROMs.  So Apple designs will
      not use LPC for BootROM override.

NOTE: MCP79 rev A01 does not support
      SPI1 option.  Rev B01 will.

```



BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7537	REV. A
SCALE NONE	SHT 21	OF 109



APPLE INC.



MCP Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


3.3V Interface Pull-ups

These internal pull-ups are missing in Revs A01 & A01P.



MCP_SAFE_MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE

RADAR 5925345



MCP79 A01 Silicon Support

SYNC_MASTER=T18_MLB

SYNC_DATE=03/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7537

REV.

A

SCALE


NONE

SHT

24

OF

109



MCP Standard Decoupling

SYNC_MASTER=T18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	25	109

D

C

B

A

D





C

B


A

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.

NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)




WF: Checklist says 0-ohm resistor placeholder for ferrite bead.
NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: ???




NO STUFF
L2650
30-OHM-1.7A

NV: 1x 4.7uF 0603, 2x 0.1uF 0402 (4.9 uF)
Apple: 2x 2.2uF 0402 (4.4 uF)



HDCP ROM

WF: Open question on which package option(s) nVidia can support.



SYNC FROM T18
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Graphics Support

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	26	109

RTC Power Sources




Platform Reset Connections


LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)




RTC Crystal




MCP 25MHz Crystal



MCP S0 PWRGD & CPU_VLD



Reset Button




SB Misc

SYNC_MASTER=RAYMOND SYNC_DATE=04/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	28	109

MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.

MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.

SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).

NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

SYNC FROM T18
CHANGE RESET BUTTON TO RESET PADS
REMOVE UNUSED PCIE RESET SIGNALS
REMOVE R2824 AND NET PCI_CLK33M_SLOT_A
CHANGE RTC COIN CELL TO LDO & SUPERCAP
ALIAS MEM_VTT_EN TO =DDRVT EN
CHANGE Y2810 AND U2850 TO SMALLER PARTS

Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF


Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN
NO_VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
A	0x00	0x00	0x00	0x00	0x00
B	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	29	109

Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot

DDR3 SO-DIMM Connector A

SYNC_MASTER=BIN SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7537 REV. A

SCALE NONE SHT 31 OF 109

Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:


- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA

BOM options provided by this page:




(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)

803 =PP1V5_S3_MEM_B




2701 PP0V75_S3_MEM_VREFDQ_B



516S0706

DDR3 GROUND RETURN CAPS (MCP SIDE)

887 =PP1V5_S0_MEM_MCP



885 =PPSPD_S0_MEM_B



516S0706
SPD_ADDR=0xA2 (WR) / 0xA3 (RD)

"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B

SYNC_MASTER=BBN SYNC_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE D DRAWING NUMBER 051-7537 REV. A

SCALE NONE SHT 32 OF 109


MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.




DDR3 Support					
SYNC_MASTER=T18_MLB			SYNC_DATE=04/04/2008		
NOTICE OF PROPRIETARY PROPERTY					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING					
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART					
SIZE D		DRAWING NUMBER 051-7537		REV. A	
SCALE NONE		SHT 33		OF 109	



APPLE INC.



VENICE CONNECTOR		
SYNC_MASTER=YITE		SYNC_DATE=03/13/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7537	REV. A
	SCALE NONE	SHT 35	OF 109

D

C

B

A

D

C

B

A

8

7

6

5

4

3

2


1

Ethernet PHY (RTL8211CL)

SYNC_MASTER=SUMA SYNC_DATE=05/23/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7537 REV. A

SCALE NONE SHT 37 OF 109

Configuration Settings:

PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)

8

7

6

5

4

3


2

1

WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




3.3V ENET FET

@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)


CRITICAL

Q3810
NTR4101P
SOT-23-HP



MOBILE:
Recommend aliasing PM_SLP_RMGT_L and
=P3V3ENET_EN. Nets separated on
ARB for alternate power options.


1.05V ENET FET



Non-ARB:
Recommend aliasing PM_SLP_RMGT_L and
=P1V05ENET_EN. Nets separated on
ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



Ethernet & AirPort Support

SYNC_MASTER=SUMA SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	38	109

- COPY THIS PAGE FROM K36 CSA.39



ETHERNET CONNECTOR

SYNC_MASTER=SUMA SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7537

REV.

A

SCALE

NONE


SHT

39


OF

109


ODD Power Control



SATA ODD Port



SATA HDD Port



SATA Connectors

SYNC_MASTER=CHANGZHANG SYNC_DATE=04/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7537 REV. A

SCALE NONE SHT 45 OF 109

Port Power Switch

USB PORT A (FRONT PORT)

USB/SMC Debug Mux

USB PORT B (BACK PORT)

External USB Connectors

SYNC_MASTER=YUAN.MA

SYNC_DATE=01/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7537

REV.

A

SCALE


NONE

SHT


46

OF

109



CYPRESS 'ENCORE II' USB CONTROLLER



Front Flex Support

SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE D DRAWING NUMBER 051-7537 REV. A

SCALE NONE SHT 48 OF 109


D



A




SMC	
SYNC_MASTER=T18_MLB	SYNC_DATE=06/26/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


SMC Reset "Button" / Brownout Detect




SMC AVREF Supply




System (Sleep) LED Circuit






SMC Crystal Circuit



Debug Power "Button"



SMC FSB to 3.3V Level Shifting



SMC Support

SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	50	109

D


41C7	41C3	41B7	RD1	=PP3V3_S5_LPCPLUS
			RD5	=PP5V_S0_LPCPLUS

D



74A3 41A5 21B3 **0039** SPI MOSI R 2 Y U5110 M-PI3USB102ZLE 4 SPI ALT MOSI **0039** 41D5 74A3
41D5 41C7 41B7 8D1 =PP3V3_S5_LPCPLUS

R5191¹ MCP SPI Override Options R5140¹



B


MP ~ LP

R5144¹
20K

=PP3V3_S5_ROM 4A3 41C7 50C6

B

SPI Frequency Clamp



50C3 41B5 SPI_MISO_MUX 1 0 2 SPI_MISO 21B3 41B7 74A3 R5160 0 1 M0P_SPI_EDGE_I 5G 4

LPC+SPI Debug Connector

68DB 64DS 39CS 34BH 21C3 7C3

5K
1/2 16W
MF-LP
40V

5K
1/2 16W


1 2

MCFL SFL FORCE L

5K
1/2 16W

SYNC_MASTER=CHANGZHANG

SYNC_DATE=05/09/2008


[illegible]

<p>PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p>	<p>PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p>
--	--

II NOT TO REPRODUCE OR COPY IT

III NOT TO REPRODUCE OR COPY IT

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



M97 SMBUS CONNECTIONS

SYNC_MASTER=BEN SYNC_DATE=04/21/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Q5315
NTUD3127CXXG
SOT-963
N-CHANNEL

6403 **IN** =PBUSVSENS EN

Enables PBUS VSense divider when high.

1
2
3
4
5

P-CHANNEL

R5315
100K
1%
1/16W
NP-LF
402 2

PBUSVSENS EN L DIV

R5316
100K
1%
1/16W
NP-LF
402 2

PBUSVSENS EN L

PPBUS_G3HRS5 VSENSE
MIN_LINE_WIDTH=0.20 mm
MIN_WICK_WIDTH=0.20 mm
VOLTAGE=18.5V

R5385
27.4K
1%
1/16W
NP-LF
402 2


RTHEVENIN = 4573 OHMS

SMC_PBUS_VSENSE

C5385
0.22UF
20%
6.3V
X5R
402

GND_SMC_AVSS

Place RC close to SMC



APPLE INC.

D

D

C

C


B

B


A

A


MCP VCore Current Sense




MCP VCore Current Sense Filter





MCP MEM VDD Current Sense




MCP MEM VDD Current Sense Filter



CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE




CPU VCore Load Side Current Sense / Filter



BMON CURRENT SENSE

PLACE U5413, R5423, R5431, C5459 NEAR SMC (U4900)




NOTE: MONITORING CURRENT FROM BATTERY TO PBUS (BATTERY DISCHARGE) ACROSS R7008

PLACE U5403 AND C5418 NEAR R7008

INA213 has gain of 50V/V

For engineering, stuff U5313 and unstuff R5330
For production, stuff R5330 and unstuff U5313

DC-IN (AMON) CURRENT SENSE




Current Sensing

SYNC_MASTER=YUNWU SYNC_DATE=04/07/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	54	109

CPU T-Diode Thermal Sensor



MCP T-Diode Thermal Sensor



REPLACED 518S0521 WITH 518S0519

Thermal Sensors

SYNC_MASTER=YUNWU SYNC_DATE=03/20/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	55	109



Fan

SYNC_MASTER=CHANGZHANG SYNC_DATE=01/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7537

REV.

A

SCALE


NONE

SHT






56

OF

109



IC	PIN NAME	CURRENT	R _{SNS}	V _{SNS}	POWER
TMP102	V+	10UA	2.55 OHM	0.0255 V	0.255E-6 W
		80UA		0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA MAX	10 OHM	0.6 V	36E-3 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W



WELLSPRING 1	
SYNC_MASTER=YUAN.MA	SYNC_DATE=04/22/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
I NOT TO REPRODUCE OR COPY IT	
I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

BOOSTER +18.5VDC FOR SENSORS

BOOSTER DESIGN CONSIDERATION:

- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED

IPD FLEX CONNECTOR

3V3 LDO FOR IPD

KEYBOARD BACKLIGHT DRIVING AND DETECTION

KBD BACKLIGHT CONNECTOR

To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
LOW = keyboard backlight present
HIGH= keyboard backlight not present
BOM OPTION: KBDLED_YES
TURNED ON FOR BEST MLB CONFIG
R5853 ALWAYS PRESENT

J5815 pin 1 is grounded on keyboard backlight flex

WELLSPRING 2

SYNC_MASTER=YUAN.MA SYNC_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	58	109

Digital SMS



Analog SMS



SMS

SYNC_MASTER=YUNWU SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	59	109



MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected
with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	61	109



MIKEY RECEIVER CKT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0114	1	100K 5% 0402 RESISTOR	R6304	?	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	R6304	?	NOMIKEY
132S0045	1	100PF 50V 10% 0402 CAPACITOR	C6304	?	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	C6304	?	NOMIKEY

AUDIO: MIKEY

SYNC_MASTER=AUDIO SYNC_DATE=07/03/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7537

REV.

A

SCALE

NONE

SHT

63

OF


109

SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595

SATELLITE 169 HZ < FC < 282 HZ
SUB 80 HZ < FC < 132 HZ
GAIN 12DB

ALIAS OF PP5VLT_S3, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM
VOLTAGE=5V

5308 5388 RC1=PP5V_S3_AUDIO_AMP




AUDIO0: SPEAKER AMP

SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	66	109





MagSafe DC Power Jack


CRITICAL
J6900
78048-0573
M-RT-SM

518S0656

CRITICAL
F6905
6AMP-24V


Q6910 restricts system load to 10K-70K window until
adapter detects system and enables 16.5V output.

1-Wire OverVoltage Protection




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




BIL BUTTON DEBOUNCE CIRCUIT



BATTERY POWER CONNECTOR



BATTERY SIGNAL CONNECTOR



DC-In & Battery Connectors


SYNC_MASTER=JACK SYNC_DATE=03/13/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	69	109





$$V_{OUT} = (2 * RC / RD) + 2$$


SIZE D	DRAWING NUMBER 051-7537	REV. A
SCALE NONE	SHT 72	OF 109


D

BA






SCALE	SHT	OF
-------	-----	----



CPUVTT POWER SUPPLY



CPU VTT(1.05V) SUPPLY

SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		76	109

1.8V S0 SWITCHER



MCP 1.05V_S5 AUXC SUPPLY



MCP79 Rev A01 requires higher voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0464	1	RES,MTL FILM,1/16W,348K,1%,0402,SMD,LF	R7781	MCP_A01&MCP_A01P&MCP_A01Q	

MISC POWER SUPPLIES

SYNC_MASTER=RAYMOND SYNC_DATE=01/23/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	77	109

D

D

C


C

B

B



A

A




Power Control Signals


State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT




OTHER S0 RAILS PGOOD



VOLTAGE MONITOR



Unused PGOOD signal



POWER SEQUENCING

SYNC_MASTER=YUAN.MA SYNC_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7537 REV. A

SCALE NONE SHT 78 OF 109



D

D

C


C

B

B

A

A



LVDS CONNECTOR

SYNC_MASTER=NMASSYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7537	A
SCALE		SHT	OF
NONE		90	109


1886	=MCP_HDMI_TXC_P	DP_ML_P<3>	MAKE_BASE=TRUE	68C8	73C3
1886	=MCP_HDMI_TXC_N	DP_ML_N<3>	MAKE_BASE=TRUE	68C8	73B3
1886	=MCP_HDMI_TXD_P<0>	DP_ML_P<2>	MAKE_BASE=TRUE	68C1	73C3
1886	=MCP_HDMI_TXD_N<0>	DP_ML_N<2>	MAKE_BASE=TRUE	68B1	73B3
1886	=MCP_HDMI_TXD_P<1>	DP_ML_P<1>	MAKE_BASE=TRUE	68C1	73C3
1886	=MCP_HDMI_TXD_N<1>	DP_ML_N<1>	MAKE_BASE=TRUE	68C1	73B3
1886	=MCP_HDMI_TXD_P<2>	DP_ML_P<0>	MAKE_BASE=TRUE	68C1	73C3
1886	=MCP_HDMI_TXD_N<2>	DP_ML_N<0>	MAKE_BASE=TRUE	68C1	73B3
1886	=MCP_HDMI_HPD	DP_HPD	MAKE_BASE=TRUE	68A8	
18A3	=MCP_HDMI_DDC_CLK	DP_IG_DDC_CLK	MAKE_BASE=TRUE	67C8	
18A3	=MCP_HDMI_DDC_DATA	DP_IG_DDC_DATA	MAKE_BASE=TRUE	67C8	



DISPLAYPORT SUPPORT	
SYNC_MASTER=AMASON	SYNC_DATE=04/18/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


 APPLE INC.	SIZE D	DRAWING NUMBER 051-7537	REV. A
	SCALE NONE	SHT 93	OF 109

Port Power Switch



DisplayPort Connector	
SYNC_MASTER=AMASON	SYNC_DATE=06/30/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE D	DRAWING NUMBER 051-7537	REV. A
	SCALE NONE	SHT 94	OF 109



8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.

All DQS pairs should be matched within 100 ps of clocks.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.

A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

A/BA/cmd signals should be matched within 5 ps of CLK pairs.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CTRL	MEM A CLK P<5..0>	1585 2805 2807
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	1585 2805 2807
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15A5 2805 2807
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	1585 2805 2807
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15A5 2805
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	1585 1505 2805 2807
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	1505 2805 2807
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	1505 2805
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	1505 2807
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	1505 2807
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	1587 2802 2804 2802 2804
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	1587 2802 2804
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	1587 1507 2882 2884 2802 2804
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	1507 2802 2804
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	1507 2885 2887
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	1507 2885 2887
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	1507 2885 2887
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	1507 28A5 28A7
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15A7 2804
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15A7 2802
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15A7 2884
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15A7 2802
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15A7 2885
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	1587 2887
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	1587 2885
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	1587 28A7
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	1505 2802
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	1505 2802
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	1505 2804
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	1505 2804
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	1505 2882
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	1505 2882
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	1505 2804
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	1505 2804
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	1505 2887
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	1505 2887
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	1505 2885
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	1505 2885
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	1505 2887
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	1505 2887
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	1505 28A5
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	1505 28A5
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	1581 2905 2907
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	1581 2905 2907
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15A1 2905 2907
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	1581 2905 2907
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15A1 2905
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	1581 1501 2905 2907
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	1501 2905 2907
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	1501 2905
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	1501 2907
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	1501 2907
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	1583 2902 2904 2902 2904
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	1583 2902 2904
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	1583 1501 2902 2904
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	1503 2982 2984 2902 2904
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	1503 2985 2987
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	1503 2985 2987
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	1503 2985 2987
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	1503 29A5 29A7
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15A3 2904
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15A3 2902
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15A3 2902
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15A3 2984
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15A3 2985
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	1583 2987
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	1583 2985
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	1583 29A7
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	1501 2902
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	1501 2902
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	1501 2904
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	1501 2904
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	1501 2904
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	1501 2904
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	1501 2982
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	1501 2982
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	1501 2987
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	1501 2987
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	1501 2985
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	1501 2985
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	1501 2987
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	1501 2987
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	1501 29A5
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	1501 29A5
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	1606
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	1606

Memory Constraints

SYNC_MASTER=T18_MLB

SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

051-7537

A

SCALE

NONE

SHT

101

OF

109

8

7

6

5

4

3

2

1

87654321

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_100D_HDD	*	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

NET_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
PCIE MINI R2D P	PCIE_90D	PCIE
PCIE MINI R2D N	PCIE_90D	PCIE
PCIE MINI R2D C P	PCIE_90D	PCIE
PCIE MINI R2D C N	PCIE_90D	PCIE
PCIE MINI D2R P	PCIE_90D	PCIE
PCIE MINI D2R N	PCIE_90D	PCIE
PCIE FC R2D P	PCIE_90D	PCIE
PCIE FC R2D N	PCIE_90D	PCIE
PCIE FC R2D C P	PCIE_90D	PCIE
PCIE FC R2D C N	PCIE_90D	PCIE
PCIE FC D2R P	PCIE_90D	PCIE
PCIE FC D2R N	PCIE_90D	PCIE
PCIE CLK100M MINI P	CLK_PCIE_100D	CLK_PCIE
PCIE CLK100M MINI N	CLK_PCIE_100D	CLK_PCIE
PCIE CLK100M MINI CONN P	CLK_PCIE_100D	CLK_PCIE
PCIE CLK100M MINI CONN N	CLK_PCIE_100D	CLK_PCIE
PCIE CLK100M FC P	CLK_PCIE_100D	CLK_PCIE
PCIE CLK100M FC N	CLK_PCIE_100D	CLK_PCIE
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_CLK_COMP
TMDS IG TXC P	DP_100D	DISPLAYPORT
TMDS IG TXC N	DP_100D	DISPLAYPORT
TMDS IG TXD P<2..0>	DP_100D	DISPLAYPORT
TMDS IG TXD N<2..0>	DP_100D	DISPLAYPORT
DP ML P<3..0>	DP_100D	DISPLAYPORT
DP ML C P<3..0>	DP_100D	DISPLAYPORT
DP ML N<3..0>	DP_100D	DISPLAYPORT
DP ML C N<3..0>	DP_100D	DISPLAYPORT
DP IG AUX CH P	DP_100D	DISPLAYPORT
DP IG AUX CH N	DP_100D	DISPLAYPORT
DP_AUX_CH_SW_P	DP_100D	DISPLAYPORT
DP_AUX_CH_SW_N	DP_100D	DISPLAYPORT
DP_AUX_CH_C_P	DP_100D	DISPLAYPORT
DP_AUX_CH_C_N	DP_100D	DISPLAYPORT
MCP HDMI RSET	MCP_DV_COMP	MCP_HDMI_RSET
MCP HDMI VPROBE	MCP_DV_COMP	MCP_HDMI_VPROBE
LVDS IG A CLK P	LVDS_100D	LVDS
LVDS IG A CLK F P	LVDS_100D	LVDS
LVDS IG A CLK N	LVDS_100D	LVDS
LVDS IG A CLK F N	LVDS_100D	LVDS
LVDS IG A DATA P<2..0>	LVDS_100D	LVDS
LVDS IG A DATA N<2..0>	LVDS_100D	LVDS
DP ML CONN P<3..0>	DP_100D	DISPLAYPORT
DP ML CONN N<3..0>	DP_100D	DISPLAYPORT
MCP IFPAB RSET	MCP_PV_COMP	MCP_IFPAB_RSET
MCP IFPAB VPROBE	MCP_PV_COMP	MCP_IFPAB_VPROBE
SATA HDD R2D C P	SATA_100D_HDD	SATA
SATA HDD R2D C N	SATA_100D_HDD	SATA
SATA HDD R2D P	SATA_100D_HDD	SATA
SATA HDD R2D N	SATA_100D_HDD	SATA
SATA HDD R2D UF P	SATA_100D_HDD	SATA
SATA HDD R2D UF N	SATA_100D_HDD	SATA
SATA HDD D2R P	SATA_100D_HDD	SATA
SATA HDD D2R N	SATA_100D_HDD	SATA
SATA HDD D2R C P	SATA_100D_HDD	SATA
SATA HDD D2R C N	SATA_100D_HDD	SATA
SATA HDD D2R UF P	SATA_100D_HDD	SATA
SATA HDD D2R UF N	SATA_100D_HDD	SATA
SATA ODD R2D C P	SATA_100D	SATA
SATA ODD R2D C N	SATA_100D	SATA
SATA ODD R2D P	SATA_100D	SATA
SATA ODD R2D N	SATA_100D	SATA
SATA ODD R2D UF P	SATA_100D	SATA
SATA ODD R2D UF N	SATA_100D	SATA
SATA ODD D2R P	SATA_100D	SATA
SATA ODD D2R N	SATA_100D	SATA
SATA ODD D2R C P	SATA_100D	SATA
SATA ODD D2R C N	SATA_100D	SATA
SATA ODD D2R UF P	SATA_100D	SATA
SATA ODD D2R UF N	SATA_100D	SATA
MCP SATA TERM	SATA_TERM	MCP_SATA_TERM

MCP Constraints 1

SYNC_MASTER=T18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

SCALE

DRAWING NUMBER

551-7537

REV.

A

102

109

87654321

D

--	--

C

B

A

A

B

A

A

B

A

A

B

A

A

B


A

A

B

A

A

DCA

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?


























SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	1806
 MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	1806
 MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	1803 34A5
 MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	3386 34A3
 ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L	
 ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	1803 3386
 ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	1803 3386
 ENET_PWDWN_L	ENET_MII_55S	ENET_MII	ENET_PWDWN_L	
 ENET_CLK125M_RXCLK_R	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	3304
 ENET_CLK125M_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	1806 3301
 ENET_RXD_R<3..0>	ENET_MII_55S	ENET_MII	ENET_RXD_R<3..0>	3384 3304
 ENET_RXD<0>	ENET_MII_55S	ENET_MII	ENET_RXD<0>	1806 3301
 ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	1806 3381 3301
 ENET_RX_CTRL	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	1806 3381
 ENET_RXCTL_R	ENET_MII_55S	ENET_MII	ENET_RXCTL_R	3384
 ENET_CLK125M_TXCLK_R	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK_R	3306
 ENET_CLK125M_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	1803 3308
 ENET_TXD<0>	ENET_MII_55S	ENET_MII	ENET_TXD<0>	1803 3306
 ENET_TXD<3..1>	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	1803 3386 3306
 ENET_TX_CTRL	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	1803 3386
 ENET_RESET_L	ENET_MII_55S	ENET_MII	ENET_RESET_L	1803 3387
 ENET_MDI_P<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0>	3383 3587 3507
 ENET_MDI_N<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0>	3383 3587 3507
 ENET_MDI_TRAN_P<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_P<3..0>	3584 3504 3505
 ENET_MDI_TRAN_N<3..0>	ENET_MDI_100D	ENET_MDI	ENET_MDI_TRAN_N<3..0>	3584 3504 3505

Ethernet Constraints

SYNC_MASTER=T18_MLB SYNC_DATE=03/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7537

REV.

A

SCALE

NONE

SHT

104

OF

109

D

C

B

A

D











C

B





A

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1Tol_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL	785 705 4202
	SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA	785 705 4202
	SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL	4202
	SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA	4202
	SMBUS_SMC_0_S0_SCL	SMB_55G	SMB	SMBUS_SMC_0_S0_SCL	4205
	SMBUS_SMC_0_S0_SDA	SMB_55G	SMB	SMBUS_SMC_0_S0_SDA	4205
	SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL	7A7 4205
	SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA	4205
	SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL	4285
	SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA	4285

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	CHGR_CSI	1Tol_DIFFPAIR		CHGR_CSI_P	
		1Tol_DIFFPAIR		CHGR_CSI_N	
	CHGR_CSO	1Tol_DIFFPAIR		CHGR_CSO_P	
		1Tol_DIFFPAIR		CHGR_CSO_N	

SMC Constraints

SYNC_MASTER=T18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7537	A
SCALE	SHT	OF
NONE	106	109

D

C

B

A

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

M97 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DIFFPAIR	DIFFPAIR		CHGR_CSO_R_P	44A8 57B3
DIFFPAIR	DIFFPAIR		CHGR_CSO_R_N	44A8 57B3
DIFFPAIR	DIFFPAIR		CPUTHMSNS_D2_P	45C5
DIFFPAIR	DIFFPAIR		CPUTHMSNS_D2_N	45C5
DIFFPAIR	DIFFPAIR		CPU_THERMD_P	10C6 45D5
DIFFPAIR	DIFFPAIR		CPU_THERMD_N	10C6 45D5
DIFFPAIR	DIFFPAIR		ISNS_CPUVTT_P	44B7
DIFFPAIR	DIFFPAIR		ISNS_CPUVTT_N	44B7
DIFFPAIR	DIFFPAIR		ISNS_P1V5S0MCP_P	44C7
DIFFPAIR	DIFFPAIR		ISNS_P1V5S0MCP_N	44C7
DIFFPAIR	DIFFPAIR		ISNS_PVCORES0MCP_P	44D8
DIFFPAIR	DIFFPAIR		ISNS_PVCORES0MCP_N	44D8 61C4
DIFFPAIR	DIFFPAIR		MCPTHMSNS_D2_P	7C7 45B5
DIFFPAIR	DIFFPAIR		MCPTHMSNS_D2_N	7C7 45B5
DIFFPAIR	DIFFPAIR		MCP_THMDIODE_P	21C3 45C5
DIFFPAIR	DIFFPAIR		MCP_THMDIODE_N	21C3 45B5

D

C

B

A

M97 SPECIAL CONSTRAINTS

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7537

REV.

A

SCALE

NONE

SHT

107

OF

109

8

7

6

5

4

3

2

1

D

CBADCBA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP,BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP,BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP,BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP,BOTTOM	0.350 MM	?
2X_DIELECTRIC	-	0.126 MM	?
3X_DIELECTRIC	-	0.189 MM	?
4X_DIELECTRIC	-	0.252 MM	?
5X_DIELECTRIC	-	0.315 MM	?

