


POWER	VGA POWER
CPU \ CORE	GPU \ CORE
SYSTEM : 2V - 5V	0.5V/S_VGA



Sleep State	RTC	VA	VSUS	V	VS
S0	ON	ON	ON	ON	ON
S3	ON	ON	ON	ON	OFF
S4	ON	ON	ON	OFF	OFF
S5/ AC	ON	ON	ON	OFF	OFF
S5/ DC	ON	ON	OFF	OFF	OFF

PCIE_P1	CARDREADER
PCIE_P2	Mini CARD (WLAN)
PCIE_P3	mSATA
PCIE_P4	USB30
PCIE_P5	
PCIE_P6	LAN




USB F00	External MB
USB F01	External MB
USB F02	
USB F03	External DB
USB F04	
USB F05	BT
USB F08	Camera
USB F09	External DB
USB F10	
USB F11	SSD
USB F12	
USB F13	

SATA P0	HDD 1
SATA P1	HDD 2
SATA P2	ODD 3
SATA P3	mSATA
SATA P4	
SATA P5	

BOM optional	Remark
N/A	For 上件
/ABCT	For ABCT, 上件
/niAMT	For no iAMT, 上件
/HOME	For 上件
/HR	For Huron River, 上件
/Non_HSPI	For ROM SETTING, 上件
Entry	For 上件
Main	For 上件
/USB20	For USB 2.0, 上件
/HSPI	For 不上件
/HDMI	For HDMI用, 不上件
/TP1_AUD	For power control, 不上件
/TP1_BT	For power control, 不上件
/TP1_CAMERA	For power control, 不上件
/TP1_CR	For power control, 不上件
/TP1_LAN	For power control, 不上件
/TP1_ODD	For power control, 不上件
/TP1_WLAN	For power control, 不上件
/THERM	For Palm Rest溫度, 不上件
/usb30	For USB 3.0, 不上件
/ZPODD	For ODD battery saving使用Mount R5108, 不上件
@	For 不上件
@/MP	For debug port, MP不上件
/BT270	視keypat list而定
/COMBO_BT	視keypat list而定
/SATA+	For Sata Repeater, SR先上件



+1.5V_VCCDDQ 7
 16,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,9
 +3VS
 +VCC 3,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,9
 +3V 14,37,38,39,40





PEGATRON		Title : CPU(2)_DDR3	
PEGATRON COMPUTER INC		Engineer: <u>Wing_Cheng</u>	
Size C	Project Name BA52HR/CR	Rev 1.0	
Date: <u>Monday, February 13, 2012</u>		Sheet 5 of 94	

Vcc for processor core
Voltage range: 0.3 - 1.52v

POWER

Voltage for the memory controller and
shared cache defined at the
motherboard VCCIO_SENSE and
VSS_SENSE_VCCIO

ICOMAX_VCCIO 8.5A

U3001F

SV-DC ICOMAX 94A
SV-DC ICOMAX 53A

+VCCORE

Check net name??

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

VCCIO1 AH13
VCCIO2 AH10
VCCIO3 AC10
VCCIO4 Y10
VCCIO5 U10
VCCIO6 P10
VCCIO7 L10
VCCIO8 J14
VCCIO9 J13
VCCIO10 J12
VCCIO11 J11
VCCIO12 H14
VCCIO13 H12
VCCIO14 H11
VCCIO15 G14
VCCIO16 G13
VCCIO17 G12
VCCIO18 F14
VCCIO19 F13
VCCIO20 F12
VCCIO21 F11
VCCIO22 E14
VCCIO23 E12
VCCIO24 E11
VCCIO25 D14
VCCIO26 D13
VCCIO27 D12
VCCIO28 D11
VCCIO29 C14
VCCIO30 C13
VCCIO31 C12
VCCIO32 C11
VCCIO33 B14
VCCIO34 B12
VCCIO35 B11
VCCIO36 A14
VCCIO37 A13
VCCIO38 A12
VCCIO39 A11
VCCIO40 J23

R1.0 0126
Intel Comments

R1.0 0126
Intel Comments

AJ29 H CPU SWIDALRT#
AJ30 H CPU SWIDCLK
AJ28 H CPU SWIDDAT

VIDALERT#
VIDCLK
VIDSOUT

VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSSIO_SENSE

R1.0 0126
Intel Comments

Frank
20110602 check pull up/pull down reserve power schematic or not.

Frank
20110516 Remove R0601 and R0604, because Power is already reserved

0614-Remove C0641 and nostuff C0651,C0647,C0658

0622-Remove CE0603(powre schematic reserve)

0622-Remove CE0601(powre schematic reserve)

+VCCORE 7.25V 3.3V 1.5V
+VCCORE 1.5V

Check net name??

HR_Decoupling guide from Intel (POWER + EE)
+VCCP 22uF * 19pcs (7 nostuff)
330uF * 3pcs

EIH31/30 (EE)
+VCCP 10uF * 19pcs (2pcs no stuff)
22uF * 10 pcs (total no stuff)
330 uF * 1pcs Power support

CR_Decoupling guide from Intel (POWER + EE)
+VCCP 22uF * 19pcs (7 nostuff)
330uF * 3pcs

Decoupling guide for Everest (EE)
+VCCP 22uF * 19pcs (7 no stuff)
330uF * 1pcs (1 no stuff)=>JE31HR/CR
power support

HR_Decoupling guide from Intel (POWER + EE)
+VCC_CORE 22uF * 16pcs
10uF * 10pcs
470uF * 4pcs

EIH31/30
+VCC_CORE 22uF * 14pcs(6pcs unmount)
10uF * 16pcs (4pcs unmount)
470uF * 2pcs (Power support)

CR_Decoupling guide from Intel (POWER + EE)
+VCC_CORE 22uF * 16pcs
10uF * 10pcs
470uF * 4pcs

Decoupling guide for Everest (EE)
+VCC_CORE 22uF * 16pcs (8 nostuff)
10uF * 10pcs (3 nostuff)
470uF * 1pcs=>JE31HR/CR power support


PEGATRON Title : CPU(4)_PWR

PEGATRON COMPUTER INC Engineer: Wing Cheng

Size Project Name Rev

C BA52HR/CR 1.0

Date: Monday, February 13, 2012 Sheet 6 of 94



CFG strapping information:

CFG[2]: PCIE Static Numbering Lane Reversal- CFG[2] is for the 16x

- 1: (Default) Normal Operation, Lane # definition matches socket pin map definition
- 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG[4]: Embedded DisplayPort Detection


- 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort
- 0: Enabled ; An external Display Port device is connected to the Embedded Display Port

CFG[6:5]: PCI Express Port Bifurcation Straps

- 11 : (Default) x 1 6
- 10 : x 8 , x 8
- 01 : Reserved
- 00 : x 8 , x 4 , x 4

CFG[7]: PEG DEFER TRAINING

- 1: (Default) PEG Train immediately following xxRESETB de assertion
- 0: PEG Wait for BIOS training




This model is UMA, unmount R0902(use Default)

Power schematic reserve 1.0V or not??

+VCCIO_SEL	
1	1.05V
0	1.00V

IVB VCCIO for Mobile and Desktop is changed from 1.0v to 1.05v, same as PPT VCCIO. (461017 WW23'11)

PROCESSOR DRIVEN Vref PATH WAS STUFFED BY DEFAULT:




Reserve S3 power reduction schematic

M3: Processor Generated SO-DIMM VREFDQ
- New Requirement

Sandy Bridge CPU Only: M1 Implementation
Sandy Bridge/Ivy Bridge CPU: M1 and M3 Implementation

R1.0
Add CFG0

Frank
5516 Remove CFG0 to XDP



DIMM0_VREF_DQ_R Pull Down 1k ohm
DIMM1_VREF_DQ_R Pull Down 1k ohm
Design Guide 1.0 P.89 Figure 44 (436735)

R1.0 0111


Delete VCCIO_SEL_Joyoung0614

TPC26T T0955

Frank
20110516 Change VCCP_SEL to VCCIO_SEL for meeting Power schematic defined

U0301E







RESERVED



+VTT_PCH_ORG		+VTT_PCH_ORG	22,26,27
+3VSUS		+3VSUS	4,22,24,27,28,30,33,65
+VCCP		+VCCP	3,4,6,7,25,26,27,37,47,63
+3VS		+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,51,52,60,61,63,65


CPU XDP connector

PCH XDP connector



DDR3 Vref

www.laptopblue.vn



If support M1 :(Sandy Bridge CPU Only)

1. Un mount R1802,R1803,R1805,R1806,R1810,R1811,C1802
2. Mount R1801,R1804

=>CA and DQ are the same path

If support M1 and M3 :(Sandy Bridge/Ivy Bridge CPU)


1. Mount R1802,R1803,R1805,R1806,R1810,R1811,C1802
2. Un mount R1801,R1804

=> CA and DQ are separate path

Sandy Bridge CPU Only: M1 Implementation
Sandy Bridge/Ivy Bridge CPU: M1 and M3 Implementation



R1 . 4 --2

RTC battery



Request by CSC for CMOS clear function

CMOS Settings	JRST2001
Clear CMOS	Shunt
Keep CMOS	Open (Default)



TPM Settings	JRST2002
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)

INTVRMEN: Integrated SUS 1.05V VRM Enables
Low: Enable External VRs
High: Enable Internal VRs











HDA_DKEN: Flash Descriptor Security Override
H = Disabled (Default)
L = Enabled



Note: Rising edge of PWROK



R1.0 add JRST3 to follow BIC50. Joyoung 0628



R1.0
Delete
+RTCBAT



0200-00HU000 C.S 907552 A1 QMVY BG4942 INTEL/COUGAR POINT PCH

Strap information:

SB_SPKR: No reboot strap
Low: Disable (Default)
High: Enable


ACZ_SDOUT:

1. Flash descriptor security:
Sampled Low: in effect.
Sampled High: override
2. ACZ_SDOUT which sample high on the rising edge of PWROK
Will also disable Intel ME.

ACZ_SYNC: On Die PLL VR voltage selector

Low: 1.8V (Default)
High: 1.5V
note: CRB has no strap
Hiron River Platform Schematic Design Checklist
(438390 page 48)

Pull High








PEGATRON Title: PCH(1) SATA, HDA, RTC, LPC


PEGATRON COMPUTER INC Engineer: Wing Cheng






Size C Project Name BA52HR/CR Rev 1.0

Date: Monday, February 13, 2012 Sheet 20 of 94









USB PORT

USB P00	External 2.0/3.0
USB P01	External 2.0/3.0
USB P02	
USB P03	External 2.0
USB P04	
USB P05	WiFi
USB P07	
USB P08	Camera
USB P09	External 2.0
USB P10	BT
USB P11	PCIe/mSATA
USB P12	
USB P13	

BBS_BIT0, BBS_BIT1 : Boot BIOS Strap

BBS_BIT1	BBS_BIT0	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	Reserved
1	1	SPI (PCH)


Sampled on rising edge of PWROK.




STP_A16OVR: A16 swap override Strap/ Top-Block swap override jumper

Low=Enabled A16 swap override/
Top-Block swap override

High=Default



	PCB_ID1	PCB_ID0
A	L	L
B	L	H
C	H	L
MP		



R1.0

Add PCH_GPIO0_R.

Delete ICC_EN#.

Add PM_LANPHY_EN

Add HOST_ALERT#1_R.

Add SATA_DET#4_R.

DGPU_PWROK has 100 ms software delay, no hardware delay requirement


Reserve PCH_GPIO24

Add PLL_ODVR_EN.

Add PSATA_PWR_EN#1_R.

Add SATA_ODD_PRSENT#_R and FDI_OVRVLTG.

Add CRIT_TEMP_REP#_R.




+3VS_O 4,16,17,20,21,22,23,24,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69

+3VSUS_O 4,22,24,27,28,30,33,65

+3VSUS_ORG 20,21,22,34,77

www.laptopblue.vn





R1.0 0126 Intel Comments

R1.0 0120


R1.0 0119


R1.0 0119




GPIO



NCTF








PCH SPI ROM



R1.0 0106


+3VS 4,16,17,20,21,22,23,24,25,26,27,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69
+12VS 39,41
+12VSUS 22,60
+3VM_SPI 20,30

www.laptopblue.vn



SPI Debug Connector




PCH SMBus



	5	4	3	2	1
D					
C					
B					
A					

Table 2-6. LED Link Table

LED[0] LED_ACT	LED[1] LED_LINK	LED[2] LED_LINK_1000	Selected Speed	Link Status
High	High	High	Any Speed	Link Down
Blink	High	High	10 Mbps; Half-Duplex	Link Up
Blink	Low	High	10 Mbps; Full-Duplex	Link Up
Blink	Low	High	100 Mbps; Half-Duplex	Link Up
Blink	Low	High	100 Mbps; Full-Duplex	Link Up
Blink	Low	Low	Auto, 1000 Mbps, Full-Duplex	Link Up




LVDS



CH A

CH B

From PCH




LVDS (3.3V)



LVDS/eDP control signal


LVDS/EDP 共用pin

LVDS/EDP共用pin




eDP




eDP (3V)



From CPU



HPD



USB Camera






RN3733 close to EDP connector(CON3703)

LVDS connector(CON3701)

EDP connector(CON3703)


L3801/3802/3803 changes from inductor to bead 0901-004G000




RSET Requirements: DACA_RSET= 124 Ω , 1%, stuffed by default.

Figure 71. GPU-DAC Connections

The LC filter circuit (NV DSC only)
 DDC: L=27nH, C=12PF
 HSYNC/VSYNC: L=27nH, C=47PF
 RGB: L=100nH, C=10PF






Close to connector and do T routing




R3910, R3911, R3912, R3913, R3914, R3915, R3916, R3917
Intel design guide : 680ohm /UMA
NV reference schematics : 499ohm /DGPU0


EMI solution




HDMI_SCL & HDMI_SDA : no via , trace length should be as short as possible




EMI solution




RN3905, RN3906
Intel design guide: 2.2K ohm /UMA
NV reference schematics: 4.7K ohm /DGPU0



R1.0 0106
HDMI HPD Cost Reduced Level Shifter Design Recommendation



SD/MMC/MMC plus/MS/xD



Pin Name	Description
SP1	SD_D7/XD_RDY
SP2	SD_D6/XD_RE#
SP3	SD_D5/XD_CE#
SP4	SD_D4/XD_WE#
SP5	MS_BS/XD_CLE
SP6	MS_D5/XD_ALE
SP7	MS_D1/XD_WP#
SP8	MS_D4/XD_D0
SP9	MS_D0/XD_D1
SP10	MS_D2/XD_D2
SP11	MS_D6/XD_D3
SP12	MS_D3/XD_D4
SP13	MS_D7/XD_D5
SP14	MS_CLK/XD_D6
SP15	SD_WP/XD_D7


SP1	SD D7	XD RDY
SP2	SD D6	XD RE#
SP3	SD D5	XD CE#
SP4	SD D4	XD WE#
SP5	MS BS	XD CLE
SP6	MS D5	XD ALE
SP7	MS D1	XD WP#
SP8	MS D4	XD D0
SP9	MS D0	XD D1
SP10	MS D2	XD D2
SP11	MS D6	XD D3
SP12	MS D3	XD D4
SP13	MS D7	XD D5
SP14	MS CLK	XD D6
SP15	SD WP	XD D7

Reserve for BIOS boot function

When EECS switch to be D3-Delink sideband signal, Serial Flash function is disabled.

Share Pin

AMP De-Pop Control circuit




Del Entry audio circuit

SR-8
0121-11


Del Entry audio circuit

SR-8
0121-11



Thermal Policy




Touch Pad Button/ Hall Sensor



Keyboard



U5001 Close to CPU




Plam Rest Thermal Sensor

PHILIP PMBS3904

Place in the center of Plamrest.

Place near PCH




U4903 under palmrest




SMBUS addr=1001100x (98)

U4903: Remote(Local) thermal sensor,use remote mode.

R1.2-10

FAN





Follow Fresco SPEC, Change +3VSUS to +3V (1.05v must not be removed earlier than 3.3V supply removed.)

www.laptopblue.vn

PEGATRON

BU1-RD Div.1-HW RD Dept.1

Size

Custom

Title : PCIE NEW CARD

Engineer: *Wing_Cheng*

Project Name

BA52HR/CR

Date: Monday, February 13, 2012



Sheet 52 of 77


Rev 1.0


PCIE/mSATA

www.laptopblue.vn









Select PCIE or mSATA IF select mSATA(only +3VAUX)








D_GND_IO Moat
A_GND_IO




R1.1 Add 2nd MIC schematic 0804


HDD 1



HDD 2




ODD



ZERO POWER ODD SUPPORT



support Hokey turn off ODD power



www.laptopblue.vn



AUDIO BOARD/w USB2.0 x2



D

D

C

C

B


B

A


A

PEGATRON		Title : Camera/ BT/ FL CONN	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing_Cheng	
Size	Project Name		Rev
Custom	BA52HR/CR		1.0
Date: Monday, February 13, 2012		Sheet	62 of 77

DC IN




Battery Connector




Discharge Circuit

Frank
0505 Follow EVEREST



VGA Discharge Circuit



Unmount +VGA_Vcore discharg

D

D

C

C


B

B

A

A

PEGATRON		Title : USB PORTS/ eSATA	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing_Cheng	
Size A	Project Name BA52HR/CR		Rev 1.0
Date: Monday, February 13, 2012		Sheet	64 of 77



R1.2-28


[illegible]

Frank
0425_modify Debug port
(add EXT_SMI#_C and INT_SERIRQ_C)


CR R1.0 change part for EOL. Joyoung0803
PS. Pin define is reverse.




Power LED




Charger LED




WLAN LED



HDD LED




CPU Screw B x 4




GPU Screw P x 2



Screw A x 4 (PTH)




Screw hole R x 1




Screw hole T x 1



Screw A x 2 (NPTH)




Fix hole D x 1




Fix hole N x 1




Screw hole V x 1




Screw hole S x 2




Screw hole Q x 6



WLAN NUT



PCH Local Side Symbol



5					4					3					2																			
D																																		
C																																		
B																																		
A																																		

</

PEGATRON Title : TPM			
Pegatron Corp.		Engineer: Wing Cheng	
Size B	Project Name BA52HR/CR		Rev 1.0
Date: Monday, February 13, 2012		Sheet	67 of 77

D

D

C

C




B

B

A



A

PEGATRON		Title : Finger Printer	
Pegatron Corp.		Engineer: Wing_Cheng	
Size A	Project Name BA52HR/CR		Rev 1.0
Date: Monday, February 13, 2012		Sheet 68	of 77



PEGATRON		Title : G-Sensor TSH35TR	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing Cheng	
Size A	Project Name		Rev 1.0
Date: Monday, February 13, 2012		Sheet 69 of 77	

www.laptopblue.vn



Frank
20110613 Vender request for N12P and N13B co-lay

VDD_SENSE L4 NVDD_SENSE







GND_SENSE L5 NVDD_GND_SENSE

[illegible]

N13P-GL	N13P-GS/N13M-GS
L7001	R7022


	N13M-GS	N13P-GS/N13P-GL
8 Lane	V	
16 Lane		V

GPU Information		
GPU Location : U7001		
Type	Version	Pegatron P/N
N13P-GS	ES	020A-00J90PB
N13P-GL	QS	020A-00K60PB
N13M-GS	ES	020A-00J08PB



- 10/03 Change C7203 optional from /DGPU to @ (Follow NV FAE recommend) (Mickey)
 09/27 Change L7201 from 300ohm bead to 220ohm bead (Follow NV design guide) (Mickey)
 09/27 Change R7202,C7206 optional from /DGPU to /N13P-GS_N13P-GL (Mickey)
 09/26 Change R7201 optional from /DGPU to /OPT (Mickey)
 09/26 Change C7201~7205,L7201 optional from /DGPU to /DGPU0 (Mickey)


RGB	
N13M-GS	N13P-GL/N13P-GS
NC	RGB Function



09/26 Change RN7201 optional from /DGPU to /N13P-GS_N13P-GL (Mickey)

09/29 Correct the net name of DDC_CLK_VGA, DDC_DATA_VGA, DAC_HSYNC_VGA and DAC_VSYNC_VGA (Mickey)

11/29 Remove net DAC_HSYNC_VGA, DAC_VSYNC_VGA, DAC_VR, DAC_VG, DAC_VB for VGA_Vcore power plane improvement (Elmer)



Frank
20110613 Follow Vender and spec suggest



- 10/03 Change C7214 optional from /N13P-GS_N13P-GL to @ (Follow NV FAE recommend) (Mickey)
 11/14 Change C7211 from 0805 to 0603 (The height limit for thermal module) (Mickey)

VID_PLLVDD

N13M-GS	N13P-GL/N13P-GS
NC	VID_PLLVDD (1.05V)



STUFF PDs on XTALSSIN and XTALOUTBUFF WHEN EXT_SS IS NOT USED

11/16 Change C7212,C7213 from 18pF to 8.2pF (Crystal vendor recommend) (Mickey)



GPIO		
	N13M-GS	N13P-GS/N13P-GL
GPIO14	X	V
GPIO15	X	V
GPIO16	X	V
GPIO17	X	V
GPIO18	X	V
GPIO19	X	V

	N13M-GS	N13P-GS/N13P-GL
IFPA/B	X	V
IFPC	X	V
IFPD	X	V
IFPE/F	X	V





N13P-GS ES2/QS	
DEVICE ID	0xFDB
STRAP0	45K PU
STRAP1	35K PD
STRAP2	15K PD
STRAP3	5K PD
STRAP4	10K PD
ROM_SCLK	5K PU
ROM_SI	Hynix 128Mx16 35K PD
ROM_SO	Hynix 64Mx16 15K PD R7407
	10K PU

STRAP2--GPU TYPE	
N13P-GS	N13P-GL
ROM_S1--VRAM TYPE	
HYNIX	SAMSUNG
64Mx16	128Mx16
	64Mx16
	128Mx16

N13P-GL QS	
DEVICE ID	0xDE9
STRAP0	45K PU
STRAP1	45K PD
STRAP2	10K PU
STRAP3	NC
STRAP4	NC
ROM_SCLK	15K PD
ROM_SI	Hynix 128Mx16 35K PD
ROM_SO	Hynix 64Mx16 15K PD R7407
	10K PU

STRAP1	N13P-GS ES2/QS	N13P-GL QS
R7413	35K	45K

ROM_SI	Hynix 128Mx16	Hynix 64Mx16
R7407	35K	15K




11/28 Change R7413 from /DGPU to /N13P-GS (Follow NV FAE recommend) (Mickey)
11/28 Change R7414 from 20kohm to 10kohm(/N13P-GL) (Follow NV FAE recommend) (Mickey)
11/28 Change R7415 from 5kohm to 15kohm(/N13P-GS) (Follow NV FAE recommend) (Mickey)


N13P-GT ES2/QS	
DEVICE ID	0xFD1
STRAP0	45K PU
STRAP1	35K PD
STRAP2	10K PD
STRAP3	5K PD
STRAP4	10K PD
ROM_SCLK	5K PU
ROM_SI	Hynix 128Mx16 35K PD
ROM_SO	Hynix 64Mx16 15K PD R7407
	10K PU

GPIO	
GPI020	X
GPI021	X



GPIO 8	
Q7403	unmount
	NV suggestion mount




09/29 Change Q7401, Q7402 optional from @ to /DGPU (Mickey)
09/29 Change net name from VPS to THERM_ALERT# on Q7402.2 (Mickey)
09/29 Change net name from VPS_EC to THERM_ALERT#_EC on Q7402.3 (Mickey)




09/29 Change C7518-C7537 from 10uF to 4.7uF (Follow NV design guide) (Mickey)




09/26 Add net name +VDD33_GPU (Mickey)



09/26 Add C7506, C7508, C7509 (Follow NV reference schematic) (Mickey)
09/27 Remove C7506, C7508, C7509 (Follow NV design guide) (Mickey)





VDD33




check with NV==>可先不用Isolation circuitry

Frank
20110613 Follow Vender and spec suggest
=> Add C7542, C7543, C7544, C7545 and C7556 mount
Remove C7540, C7561, C7558, C7649
Change C7541, C7557 to 10uF



11/21 Add C7563, C7564, C7565 (0.1uF) at +1.5VS_VGA (EH1 Recommend) (Mickey)

CALIBRATION PIN		GDORS
FB_CAL_PD_VDDQ		40
FB_CAL_PD_GND		40
FB_CAL_TERM_GND		80



09/28 Change R7510 from 60.4ohm to 51.1ohm (Follow NV design guide) (Mickey)

Frank
20110613 Follow Vender and spec suggest=>Remove R7509 change 42.2 ohm









VRAM CH A

TOP SIDE

BOT SIDE









09/27 Swap VRAM data signal. (Mickey)

www.laptopblue.vn



TOP SIDE


BOT SIDE



VRAM Information				VRAM Strap	
VRAM Location : U7601,U7602,U7603,U7604,U7701,U7702,U7703,U7704				VRAM Strap Location : R7487	
Vendor	Configuration	Pegatron P/N	Manufacturer P/N		
Hynix	128Mx16	0315-00N0P8B	H5TQ2G63BFR-11C	0x6	35K
Hynix	64Mx16	0315-00N0P8B	H5TQ1G63BFR-11C	0x2	15K
Micron	128Mx16	TBD	MT41J128M16JT-107G:K	TBD	TBD
Micron	64Mx16	0315-00S0P8B	MT41J64M16JT-107G:G	TBD	TBD

MI 31 DDR3 Mode 0	Data Bits [31:0]	Data Bits [63:32]
-------------------	------------------	-------------------

Mode	32	DDR3	Data Bits	[31:0]	Data Bits	[63:32]
------	----	------	-----------	--------	-----------	---------



@=UMMOUNT
Schematic for Quad core use

The schematic illustrates the power distribution network for a quad-core processor. Key features include:

- Voltage Rails:** +VFX_CORE, +VSYS, +VCORE, +VFX_CORE_VGFX, +OAC_BAT_SYS_#, +VFX_CORE.
- Capacitors:** Various electrolytic and ceramic capacitors are specified with their values (e.g., 100µF, 10µF, 100nF, 10kΩ).
- Resistors:** Numerous resistors are shown with their values (e.g., 10kΩ, 1kΩ, 100Ω, 10MΩ).
- Transistors:** MOSFETs and BJTs are used for switching and regulation (e.g., IRF840, 2N7000, BC107).
- Diodes:** Schottky diodes and other semiconductor devices are included (e.g., BAT54C, 1N4148).
- ICs:** Integrated circuits like the ISL9B08WHTZ-1 are shown, which manage the power rails.
- Labels:** Many components are labeled with part numbers and values (e.g., R801, C801, D801).

For Quad Core(GT2):

- Remove DC_@ (R8021,R8051,C8055,C8022,C8044)
- Remove Qc_@ Add (R8021,R8051,C8055,C8022,C8044)
- Change R8084 to 499ohm(10V220000076), OCP>60A
- Change R8085 to 2.37Kohm,(10V220000044),Load Line=1.86
- Change R8034 to 499ohm,(10V220000076), OCP>37A
- Change R8042 to 3Kohm(10V2200000232), Load Line=3.9
- Change R8048 to 20Kohm(10V220000036), ICC MAX=53A
- Change R8045 to 154Kohm(10V220000259), ICC MAX=33A, Switching Freq.=300KHz
- Change C8023 to 0.1uf/25v(1AV300000007)

For Common BOM, Remove @

For UMA SKU
Remove @ and DSC_@

For DSC SKU
Remove @

For Quad Core(GT2):

- Remove DC_@ (R8021,R8051,C8055,C8022,C8044)
- Remove Qc_@ Add (R8021,R8051,C8055,C8022,C8044)
- Change R8084 to 499ohm(10V220000076), OCP>60A
- Change R8085 to 2.37Kohm,(10V220000044),Load Line=1.86
- Change R8034 to 499ohm,(10V220000076), OCP>37A
- Change R8042 to 3Kohm(10V2200000232), Load Line=3.9
- Change R8048 to 20Kohm(10V220000036), ICC MAX=53A
- Change R8045 to 154Kohm(10V220000259), ICC MAX=33A, Switching Freq.=300KHz
- Change C8023 to 0.1uf/25v(1AV300000007)


For Common BOM, Remove @

For UMA SKU
Remove @ and DSC_@

For DSC SKU
Remove @



DDR & VTT POWER SUPPLY



+VCCSA_SEL0	+VCCSA_SEL1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V




<Variant Name>

PEGATRON		Title : POWER_	
		Engineer: Steven Kuo	
Size	Project Name		Rev
Custom	VA70		1.0
Date: Monday, February 13, 2012		Sheet	86 of 94

VGA_CORE POWER SUPPLY


VID Set 0.9V

www.laptopblue.vn



BATTERY CHARGER

www.laptopblue.vn



<Variant Name>

PEGATRON Title :POWER_CHARGER

Engineer: Steven Kuo

Size	Project Name	Rev
Custom	VA70	1.0

Date: Monday, February 13, 2012 Sheet 88 of 15

D

D

C

C

B

B


A

A


<Variant Name>

PEGATRON		Title : POWER_N/A	
Engineer:			
Size A	Project Name		Rev 1.1
Date: Monday, February 13, 2012		Sheet 89 of 99	


BATTERY IN DETECT




SUSB#_PWR POWER




SUSC#_PWR POWER




SUSB#_PWR POWER Control




SUSC#_PWR POWER Control




DSC#_PWR POWER (DGPU)



USBCHG#_PWR POWER




DSC_VGA_PWR POWER Control




Variant Name		Title : POWER_LOAD SWITCH	
PEGATRON		Engineer: Steven Kuo	
Size	Project Name	VA70	Rev 1.0
Custom			
Date: Monday, February 13, 2012		Sheet 91	of 94

POWER GOOD DETECTOR



AC_BAT_SYS	AC_BAT_SYS	37,55,80,81,82,83,87,88
BAT_CON	BAT_CON	63,88
+5VA	+5VA	30,42,61,66,81,91
+3VA	+3VA	20,27,30,48,63,65,81,88
+5VO	+5VO	61,81,91
+3VO	+3VO	55,81,91
+1.8VO	+1.8VO	84
+1.5VO	+1.5VO	83,91
+1.05VO	+1.05VO	82,91
+12VSUS	+12VSUS	22,28,60,81,91
+5VSUS	+5VSUS	22,27,30,60,61,63,65,66,82,83,84,85,91
+3VSUS	+3VSUS	4,22,24,27,28,30,33,65,81,85,92
+12V	+12V	91
+5V	+5V	51,63,91
+3V	+3V	4,24,37,51,63,65,91
+1.5V	+1.5V	5,7,16,51,63,83
+12VS	+12VS	28,39,41,91
+5VS	+5VS	27,30,38,39,41,42,48,49,60,63,66,80,87,91
+3VS	+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92
+1.8VS	+1.8VS	7,25,26,63,84
+1.5VS	+1.5VS	26,53,55,63,91
+1.05VS	+1.05VS	26,27,63,80,82,87
+0.75VS	+0.75VS	16,17,63,83
+VCCSA	+VCCSA	7,85
+VCCP	+VCCP	3,4,6,7,25,26,27,37,47,63,82
+12VS_VGA	+12VS_VGA	91
+3VS_VGA	+3VS_VGA	63,70,72,74,75,87,91
+1.5VS_VGA	+1.5VS_VGA	63,71,75,76,77,91
+1.05VS_VGA	+1.05VS_VGA	63,70,71,72,91
+VGA_VCORE	+VGA_VCORE	63,75,87
+VGFX_CORE	+VGFX_CORE	7,63,80
+VCORE	+VCORE	6,63,80



<Variant Name>

PEGATRON		Title : POWER_SIGNAL	
		Engineer: Steven Kuo	
Size Custom	Project Name A35		Rev 1.0
Date: Monday, February 13, 2012		Sheet 93 of 94	