

Enrico Caruso 14
Muxless Schematics Document
Ivy Bridge & Sandy Bridge
Intel PCH
2012-01-03
REV : X02



DY : None Installed
PSL: 10mW internal schematic
UMA: UMA ONLY installed
OPS: Optimus solution installed.
Surge: For GO Rural config stuff.
GIGA: For GIGA LAN config stuff.
LPC : Reserve for LPC debug card
POP : Reserve for solve "POP" sound issue

Block Diagram (Discrete)

Project code:
Inspiron:91.4TY01.001
Vostro :91.4UA01.001
PCB P/N :48.4TY02.0SC
Revision:11282-SC











##OnMainBoard

Hynix:72.52G63.A0U (HT31P\$AA)
Samsung:72.42164.D0U (JP0F2\$AA)



FDIx4x2

DMIx4



SYSTEM DC/DC APL5916 48		CPU DC/DC VT1318+1323 42~44	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	0D85V_S0	DCBATOUT	VCC_CORE
SYSTEM DC/DC TPS51219 45		SYSTEM DC/DC TPS51125 41	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT	DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5
SYSTEM DC/DC TPS51216R 46		SYSTEM DC/DC TPS51216R 46	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	DCBATOUT	VCC_GFXCORE
GFX DC/DC VT1318+1323 44		VGA ADP3211 92	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE	DCBATOUT	VGA_CORE
TI CHARGER BQ24707 40		SYSTEM DC/DC RT8068A 47	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT	3D3V_S5	1D8V_S0
SYSTEM DC/DC RT8068A 47		Switches 93	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0	1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0
PCB LAYER			
L1:Top L2:GND L3:Signal		L4:Signal L5:VCC L6:Bottom	

Name	Schematics Notes
SPKR	The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Panther Point will disable the TCO Timer system reboot Feature).
INIT3_3V#	This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled low. Leave as "No Connect".
INTVRMEN	Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRM#s is enabled when high NOTE: This signal should always be pulled high External 1.05 V VRM Enable / Disable. Integrated 1.05 V VRM#s is enabled when Low. NOTE: This signal should be pulled down to GND through 330 kOhms resistor
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail.
DF_TVS	This signal is a strap for selecting DMI and FDI termination voltage. For Ivy Bridge processor only implementation! DF_TVS needs to be pulled up to VccDPTERM power rail through 2.2 kOhms \pm 5% resistor. For future processor compatibility: It needs to be connected to PROC_SELECT through a 1.0 kOhms \pm 5% series resistor. The PROC_SELECT signal would need a 2.2 kOhms \pm 5% pull-up resistor to PCH VccDPTERM.
SATA1GP/ GPIO19	Bit11 Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCI 1 1 SPI 0 0 LPC NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Panther Point require SPI flash connected directly to the Panther Point's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debut/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN. NOTE: PCI Boot BIOS destination is not supported on mobile.
SATA2GP/ GPIO36	Reserved. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
SATA3GP/ GPIO37	Reserved This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.
HDA_DOCK_EN# /GPIO33	High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deasserted the external docking switch is in isolate mode. When asserted the external docking switch electrically connects the Intel® HD Audio dock signals to the corresponding Panther Point signals. This signal can instead be used as GPIO33.
HDA_SDO	Signal has a weak internal pull-down. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY. Note: The weak internal pull-down is disabled after PLTRST# deasserts. Asserting the HDA_SDO high on the rising edge of PWROK will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug. This signal has a 20k internal pull down resistor.
HDA_SYNC	This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled low. Needs to be pulled High for Chief River platform. Note: HDA_SYNC signal also serves as a strap for selecting VRM voltage to the PCH. The strap is sampled on the rising edge of RSMRST# signal. Due to potential leakage on the codec (path to GND), the strap may not be able to achieve the Vinmin at PCH input. Therefore, platform may need to isolate this signal from the codec during the strap phase. Refer to the example circuits provided in the latest Chief River platform design guide.
GPIO15	TLS Confidentiality Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: The weak internal pull-down is disabled after RSMRST# deasserts. NOTE: A strong pull-up may be needed for GPIO functionality.
L_DDC_DATA	LVDS Detected. When '1'- LVDS is detected; When '0'- LVDS is not detected. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
SDVO_CTRLDATA	Port B Detected When '1'- Port B is detected; When '0'- Port B is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DDPC_CTRLDATA	Port C Detected. When '1'- Port C is detected; When '0'- Port C is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
DDPD_CTRLDATA	Port D Detected. When '1'- Port D is detected; When '0'- Port D is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
GPIO28	The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled. If not used, 8.2-k \pm 10-k \pm pull-up to +V3.3A power-rail. GPIO28 signal also needs to be pulled up to 3.3V_SUS with 4.7k resistor to ensure proper strap setting when use as the chipset test interface. Refer to the latest platform debug design guide and platform design guide for more details. NOTE: This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# deasserts.
GPIO29/ SLP_LAN#	GPIO29 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GPIO29 can be used as a normal GPIO. A soft strap determines the functionality of GPIO29, either as SLP_LAN# or GPIO. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft strap is changed to enable GPIO functionality, then SLP_LAN# functionality is no longer available, and the signal can be used as a normal GPIO (default to GPI).

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1 kOhms resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2]	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed	1
CFG[4]	Display Port Presence strap	1: Disabled - No Physical Display Port attached to Embedded DisplayPort 0: Enabled - An external Display Port device is connected to the Embedded Display Port pull-down to GND through a 1K \pm 5% resistor to enable port	1
CFG[6:5]	PCIe Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	1
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

Sandy Bridge + Ivy Bridge Compatibility Requirements

Pin Name	Configuration	Schematic Notes
DDR3 VREF	Sandy Bridge + Ivy Bridge	DDR3 VREF M1 and M3 Guidelines are required. Note: The M3 traces are routed to the Sandy Bridge Processor reserved pins.
	Ivy Bridge	No change.
PROC_SELECT# & DF_TVS	Sandy Bridge + Ivy Bridge	Connect DF_TVS signal of the PCH to PROC_SELECT# of the processor through a 1K \pm 5% series resistor. PROC_SELECT# also needs a 2.2K \pm 5% pull up resistor to PCH VccDPTERM rail.
	Ivy Bridge	No change.
VCCIO VR Implementation	Sandy Bridge + Ivy Bridge	The POR for Ivy Bridge mobile parts is now 1.05 V. There is no longer a requirement for a separate VCCIO VR for Sandy Bridge + Ivy Bridge compatibility.
	Ivy Bridge	No change.
VCCSA_SEL connection to VCCSA_VID[1:0] lines	Sandy Bridge + Ivy Bridge	VCCSA_SELECT[0:1] which should be connected to VID[1:0] of the System Agent (SA) VR controller.
	Ivy Bridge	No change.
Layout Requirement on PCI Express Gen3	Sandy Bridge + Ivy Bridge	The total motherboard length for a pair of consecutive PCI Express Tx lanes be length matched within 100 mils (2.54 mm)
	Ivy Bridge	No change.
GT Core VR Implementation	Sandy Bridge + Ivy Bridge	Depending on the PDBG specifications, some IVB GT2 SKUs may require a new VR controller and 2 phase VCC GT core VR.
	Ivy Bridge	No change.
Processor PCI Express Graphics Guidelines	Sandy Bridge + Ivy Bridge (PCIe Gen3):	To support Gen 3 PCI Express Graphic, the value of the AC coupling capacitor should be 180 - 265 nF.
	Ivy Bridge	No change.

Power Plane

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
SV_S0 ID3V_S0 ID4V_S0 ID5V_S0 ID6V_VTT ID8V_S0 ID7V_S0 VCC_CORE VCC_DPTCORE ID4V_VGA_S0 ID5V_VGA_S0 ID_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	ACTIVE IN S0	CPU Core Rail Graphics Core Rail
SV_ID3V_S3 ID3V_S3 ID3V_VREF_S3	5V 1.8V 0.75V	S3	
RT+ ID3V_S0OUT ID_V_S0 SV_AUX_S5 ID3V_S5 ID3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
ID3V_LAN_S5	3.3V	NOL_RH	Legacy WGL
ID3V_AUX_SBC	3.3V	D0W, Sx	ON for supporting Deep Sleep states
ID3V_AUX_S5	3.3V	G1, Sx	Powered by Li Coin Cell in G1 and +V3A0W in Sx

PCIE Routing

LANE1	X
LANE2	X
LANE3	Mini Card1(WLAN)
LANE4	X
LANE5	X
LANE6	Onboard LAN
LANE7	X
LANE8	X

USB Table

Pair	Device
0	X
1	USB Ext. port 1
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 2
9	USB Ext. port 3
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X


SATA Table

SATA	
Pair	Device
0	HDD1
1	X
2	X
3	X
4	ODD1
5	X

<Variant Name>




Table of Content			
Size A2	Document Number:	Enrico Caruso 14 MLK DIS	Rev X02
Date:	Friday, December 30, 2011	Sheet 3	of 104





3rd = 62.10040.821

SSID = CPU







SSID = CPU



PEG Static Lane Reversal	
CFG[2]	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed



Display Port Presence Strap	
CFG[4]	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)

Size

Document Number

A3

Enrico Caruso 14 MLK DIS

Rev

X02

Date: Tuesday, January 03, 2012


Sheet 7 of 104

Refer to PDDG rev 0.8




Title			
CPU (VCC CORE)			
Size A2	Document Number		Rev
	Enrico Caruso 14 MLK DIS		X02
Date:	Tuesday, January 03, 2012		Sheet 8 of 104

www.laptopblue.vn



Do not have 2 x 470 uF



SENSE
LINES

VRFF

DDR3 -1.5V RAILS


SA RAIL

1.8V RAIL

```
VCCIO_SEL:
SNB: Floating
IVY: GND
```

+V_SM_VREF_CNT should have 10 mil trace width

1 <<< +V_SM_VREF_CNT 37



VCCSA Output Decoupling Recommendation:
 1 x 330 uF, 6m
 2 x 10 uF at Bottom Socket Cavity
 1 x 10 uF at Bottom Socket Edge

Do not have 1 x 330 uF

R910 close to pin H23.

Refer to PDDG rev 0.8

Layout Note:

1. PH/PL resistors place close CPU
2. SENSE signal recommend differential routing

VCCSA Power Select		
Voltage(V)	VID[0]	VID[1]
0.9	0	0
LV & ULV 0.85	0	1
Others 0.8		
0.725	1	0
0.675	1	1

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC_GFXCORE)

Size

Document Number


Enrico Caruso 14 MLK DIS

Rev

Date: Tuesday, January 03, 2012


Sheet 9 of 104

SSID = CPU



(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Rev
X02

Date: Friday, December 30, 2011

Sheet 11 of 104

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Date: Friday, December 30, 2011

Rev
X02

Sheet 12 of 104

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02

Date: Friday, December 30, 2011	Sheet 13 of 104
---------------------------------	-----------------

SS1D = MEMORY






62.10017.P41
2nd = 62.10017.P61
3rd = 62.10017.N41



www.laptopblue.vn

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



Layout Note:
For S3 reduction circuit's 1D5V return pass.



(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02

Date: Friday, December 30, 2011	Sheet 16 of 104
---------------------------------	-----------------

SSID = PCH



<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**

Size: A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X02**

Date: Tuesday, January 03, 2012 Sheet: 17 of 104

SSID = PCH


USB Table

Pair	Device
0	NC
1	USB2.0 port1
2	NC
3	NC
4	NC
5	Card reader
6	NC
7	NC
8	USB2.0 port2
9	USB2.0 port3
10	NC
11	Mini Card1
12	CAMERA
13	NC

USB3.0/2.0 Mapping Table

USB 3.0 Port	USB 2.0 port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

USB2.0 Signal Group




Layout Note:

1. USBRBIAS/# use 50ohm single-ended impedance spacing to other signal=15mil
2. Length < 500mil

Boot Bios Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



A16 Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**

Size: A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X02**

Date: Tuesday, January 03, 2012 Sheet 18 of 104

```
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.
```





SSID = PCH


www.laptopblue.vn

Table 165: Routing Definitions	Table 166: Total Length	Table 167: High Speed
<p>Routing Definitions</p> <p>RTCX1: W = 3.5 mils (0.089 mm) S > 15 mils (0.381 mm)</p> <p>RTCX2: W = 3.5 mils (0.089 mm) S > 15 mils (0.381 mm)</p> <p>RTCX3: W = 3.5 mils (0.089 mm) S > 15 mils (0.381 mm)</p> <p>RTCRST# SRTCRST# W = 4 mils (0.102 mm) S > 15 mils (0.381 mm)</p> <p>RTCRST# SRTCRST# W = 4 mils (0.102 mm) S > 15 mils (0.381 mm)</p> <p>RTCRST# SRTCRST# W = 4 mils (0.102 mm) S > 15 mils (0.381 mm)</p>	<p>Total Length</p> <p>Max = 8000 mils (203.2 mm)</p> <p>Figure 184</p> <p>Figure 185</p>	<p>High Speed</p> <p>Max = 8000 mils (203.2 mm)</p> <p>Figure 184</p> <p>Figure 185</p>



NOTES:

1. Impedance Target 50 Ω \pm 15% for Microstrip and 50 Ω \pm 10% for Stripline and Dual-Stripline.

2. RC time delay between 18 ms-25 ms must be met.



www.laptopblue.vn



GPIO28	Weakly internal pull up 20k.
(PLL_ODVR_EN)	High - Enable
	LOW - Disable




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

PCH (GPIO/CPU)

Enrico Caruso 14 MLK DIS

Rev	Y02
-----	-----

Sheet 22 of 104



U2301

IN GND EN

OUT NC#4

TLV70233DBVR-GP


74.70233.03F

2nd = 74.0881.B3F

X02 1230

removed 3rd source 74.09091.J3F

for it is going to EOL



Refer to PCH EDS V1.5
(General DC Characteristicschipset)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

[illegible]

PCH (POWER2)

Size	Document Number	Rev
------	-----------------	-----

A3	Enrico Caruso 14 MI K DIS	X
----	----------------------------------	---

Enrico Caruso 14 MLK DIS		7
Date:	Friday, December 30, 2011	Page: 24 of 104

Date: Friday, December 30, 2011 Sheet 24 of 104

VCCSUSHD need to be at either 3.3V or 1.5V.
All the CODEC I/O Voltages need to be at the same
level either 3.3 V or 1.5 V.

SSID = PCH

www.laptopblue.vn

PCH1H			8 OF 10
H5	VSS0		
AA17	VSS1	VSS80	AK38
AA2	VSS2	VSS81	AK4
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK8
AB11	VSS6	VSS85	AL16
AB14	VSS7	VSS86	AL17
AB39	VSS8	VSS87	AL19
AB4	VSS9	VSS88	AL2
AB43	VSS10	VSS89	AL21
AB5	VSS11	VSS90	AL23
AB7	VSS12	VSS91	AL26
AC19	VSS13	VSS92	AL27
AC2	VSS14	VSS93	AL31
AC21	VSS15	VSS94	AL33
AC24	VSS16	VSS95	AL34
AC33	VSS17	VSS96	AL48
AC34	VSS18	VSS97	AM11
AC48	VSS19	VSS98	AM14
AD10	VSS20	VSS99	AM36
AD11	VSS21	VSS100	AM39
AD12	VSS22	VSS101	AM43
AD13	VSS23	VSS102	AM45
AD19	VSS24	VSS103	AM46
AD24	VSS25	AM7	
AD26	VSS26	VSS104	AN2
AD27	VSS27	VSS105	AN29
AD33	VSS28	VSS106	AN3
AD34	VSS29	VSS107	AN31
AD36	VSS30	VSS108	AP12
AD37	VSS31	VSS109	AP19
AD38	VSS32	VSS110	AP28
AD39	VSS33	VSS111	AP30
AD4	VSS34	VSS112	AP32
AD40	VSS35	VSS113	AP38
AD42	VSS36	VSS114	AP4
AD43	VSS37	VSS115	AP42
AD45	VSS38	VSS116	AP46
AD46	VSS39	VSS117	AP8
AD8	VSS40	VSS118	AR2
AE2	VSS41	VSS119	AR48
AE3	VSS42	VSS120	AT11
AE10	VSS43	VSS121	AT13
AE12	VSS44	VSS122	AT18
AD14	VSS45	VSS123	AT22
AD16	VSS46	VSS124	AT26
AE16	VSS47	VSS125	AT28
AF19	VSS48	VSS126	AT30
AF24	VSS49	VSS127	AT32
AF26	VSS50	VSS128	AT34
AF27	VSS51	VSS129	AT39
AF29	VSS52	VSS130	AT42
AF31	VSS53	VSS131	AT46
AF38	VSS54	VSS132	AT7
AF4	VSS55	VSS133	AT7
AF42	VSS56	VSS134	AU24
AF46	VSS57	VSS135	AU30
AF5	VSS58	VSS136	AU36
AF7	VSS59	VSS137	AV20
AF8	VSS60	VSS138	AV24
AG19	VSS61	VSS139	AV30
AG2	VSS62	VSS140	AV38
AG31	VSS63	VSS141	AV4
AG48	VSS64	VSS142	AV43
AH11	VSS65	VSS143	AV8
AH3	VSS66	VSS144	AW14
AH36	VSS67	VSS145	AW18
AH39	VSS68	VSS146	AW2
AH40	VSS69	VSS147	AW22
AH42	VSS70	VSS148	AW26
AH46	VSS71	VSS149	AW28
AH7	VSS72	VSS150	AW34
AJ19	VSS73	VSS151	AW36
AJ21	VSS74	VSS152	AW40
AJ24	VSS75	VSS153	AW48
AJ33	VSS76	VSS154	AW48
AJ34	VSS77	VSS155	AV11
AK12	VSS78	VSS156	AY12
AK3	VSS79	VSS157	AY22
		VSS158	AY28

PANTHER-GP-NF
71.PANTH.00U



PCH1I			9 OF 10
AY4	VSS159	VSS259	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K26
AY8	VSS162	VSS262	K39
B11	VSS163	VSS263	K46
B15	VSS164	VSS264	K7
B19	VSS165	VSS265	L18
B23	VSS166	VSS266	L2
B27	VSS167	VSS267	L20
B31	VSS168	VSS268	L26
B35	VSS169	VSS269	L28
B39	VSS170	VSS270	L36
B7	VSS171	VSS271	L48
F45	VSS172	VSS272	M12
BB12	VSS173	VSS273	P16
BB16	VSS174	VSS274	M18
BB20	VSS175	VSS275	M22
BB22	VSS176	VSS276	M24
BB24	VSS177	VSS277	M30
BB28	VSS178	VSS278	M32
BB30	VSS179	VSS279	M34
BB38	VSS180	VSS280	M38
BB4	VSS181	VSS281	M4
BB46	VSS182	VSS282	M42
BC14	VSS183	VSS283	M46
BC18	VSS184	VSS284	M8
BC2	VSS185	VSS285	N18
BC22	VSS186	VSS286	P30
BC26	VSS187	VSS287	N47
BC32	VSS188	VSS288	P11
BC34	VSS189	VSS289	P18
BC36	VSS190	VSS290	T33
BC40	VSS191	VSS291	P40
BC42	VSS192	VSS292	P43
BC48	VSS193	VSS293	P47
BD46	VSS194	VSS294	P7
BD5	VSS195	VSS295	R2
BE22	VSS196	VSS296	R48
BE26	VSS197	VSS297	T12
BE40	VSS198	VSS298	T31
BF10	VSS199	VSS299	T37
BF12	VSS200	VSS300	T4
BF16	VSS201	VSS301	W34
BF20	VSS202	VSS302	T46
BF22	VSS203	VSS303	T47
BF24	VSS204	VSS304	T8
BF26	VSS205	VSS305	V11
BF28	VSS206	VSS306	V17
BF3	VSS207	VSS307	V26
BF30	VSS208	VSS308	V27
BF38	VSS209	VSS309	V29
BF40	VSS210	VSS310	V31
BF8	VSS211	VSS311	V36
BG17	VSS212	VSS312	V39
BG21	VSS213	VSS313	V43
BG33	VSS214	VSS314	V7
BG44	VSS215	VSS315	W17
BG8	VSS216	VSS316	W19
BH11	VSS217	VSS317	W2
BH15	VSS218	VSS318	W27
BH17	VSS219	VSS319	W48
BH19	VSS220	VSS320	Y12
H10	VSS221	VSS321	Y38
BH27	VSS222	VSS322	Y4
BH31	VSS223	VSS323	Y42
BH33	VSS224	VSS324	Y46
BH35	VSS225	VSS325	Y8
BH39	VSS226	VSS326	BG29
BH43	VSS227	VSS327	N24
BH7	VSS228	VSS328	AJ3
D3	VSS229	VSS329	AD47
D12	VSS230	VSS330	B43
D16	VSS231	VSS331	BE10
D18	VSS232	VSS332	BG41
D22	VSS233	VSS333	G14
D24	VSS234	VSS334	H16
D26	VSS235	VSS335	T36
D30	VSS236	VSS336	BG22
D32	VSS237	VSS337	BG24
D34	VSS238	VSS338	C22
D38	VSS239	VSS339	AP13
D42	VSS240	VSS340	M14
D4	VSS241	VSS341	AP3
E18	VSS242	VSS342	AP1
E26	VSS243	VSS343	BE16
G18	VSS244	VSS344	BC16
G20	VSS245	VSS345	BG28
G26	VSS246	VSS346	BJ28
G28	VSS247	VSS347	
G36	VSS248	VSS348	
G48	VSS249	VSS349	
H12	VSS250	VSS350	
H18	VSS251	VSS351	
H22	VSS252	VSS352	
H24	VSS253		
H26	VSS254		
H30	VSS255		
H32	VSS256		
H34	VSS257		
F3	VSS258		

PANTHER-GP-NF
71.PANTH.00U



<Variant Name>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (VSS)
Size	Document Number	Rev	
A3	Enrico Caruso 14 MLK DIS	X02	
Date:	Friday, December 30, 2011	Sheet	25 of 104

(Blanking)

SSID = Thermal

Thermal sensor NCT7718W




ALERT# /T CRIT#
Pull-up Resistor


R5	77°C	87°C	97°C	107°C	117°C
2Kohm	79°C	89°C	99°C	109°C	119°C
7.5Kohm	81°C	91°C	101°C	111°C	121°C
10.5Kohm	83°C	93°C	103°C	113°C	123°C
14Kohm	85°C	95°C	105°C	115°C	125°C
18.7Kohm					

T_CRIT temperature strapping point


Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing, and route has to be away from the high noise area.
Put the C2807 2200pF to close the NCT7718W



X02




Fan controller G991




For linear FAN



74.03940.A71
2nd = 74.02793.A31
3rd = 74.00991.031



VGA Thermal sensor P2800



X02-0311 Add R2816& R2817 to
option VGA_THRM
and DY the circuit



$$R(K) = 0.0012 * T^2 - 0.9308T + 96.147$$



(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
------------	--	-------------------

Date: Friday, December 30, 2011	Sheet 30 of 104
---------------------------------	-----------------



68.4R750.20C

2nd = 68.4R71G.10G

3rd = 68.4R71E.10R



84.03904.L06

2nd = 84.03904.P11



84.02130.031

2nd = 84.00102.031

3rd = 84.03413.A31



2nd = 84.2N702.W31

3rd = 84.2N702.J31



RTL8105E-VD : 71.08105.B03

RTL8111F : 71.08111.N03



10

1

82.30020.D41

2nd = 82.30020.G71

3rd = 82.30020.G61

PCIe RYR2 C C



DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title _____


LOM

Size	Document Number	Rev
A3	Enrico Caruso 14 MI K DIS	Y02

Date: Tuesday, January 03, 2012		Sheet 31 of 104
---------------------------------	--	-----------------

4 3 2

www.laptopblue.vn



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size A3		Document Number	
Date: Tuesday, January 03, 2012		Sheet 32 of 104	
Card Reader-RTS5138		Rev X02	
Enrico Caruso 14 MLK DIS			

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
------------	--	-------------------

Date: Friday, December 30, 2011	Sheet 33 of 104
---------------------------------	-----------------

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



Reserved

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
------------	--	-------------------


Date: Friday, December 30, 2011	Sheet 34 of 104
---------------------------------	-----------------

(Blanking)


SSID = Reset.Suspend





ROSA Run Power




Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55 f 200mV and the edge must be monotonic

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
S3 Reduction Circuit		
Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02
Date:	Tuesday, January 03, 2012	Sheet 37 of 104

www.laptopblue.vn

[illegible]

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DCIN Jack


Enrico Caruso 14 MLK DIS

Sheet 38

Rev
X01


SSID = PWR.Support

Batt Connector



For actual location, need to be swap all pin


Placement: Close to Batt Connector





<Variant Name>



Title		
BATT CONN		
Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X01
Date:	Tuesday, January 03, 2012	Sheet 39 of 104




www.laptopblue.vn





SSID = CPU.Regulator

Note:
VT1318M
For P/N 74.01318.073, plz use 30 pcs of MLCC(22uF).
For the next version(in September mid.), it can reduce the MLCC to 26 pcs.

Volterra's suggestion:
VCC 26x22uF for 2-PHASE VCC
VCCAXG 23x22uF for 1-PHASE VCCAXG



Boot Voltage	PR4265	PR4204
0V	887ohm	825ohm
1V	215ohm	191ohm



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VT1323 CPU CORE(3/3)

Size	A3
------	----


Document Number **Er**

Rev	Y01
-----	-----


Date: Tuesday, January 03, 2012

Sheet 44

of 104



TPS51219 for 1D05V_PCH/VCCP_CPU



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 1.50UH PCMC104T Cyntec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 330U2V EEF3SX0D331ER 9mOhm 3Arms Panasonic/79.33719.L01
H/S: S1R172DP / 10.3mohm/12.4mOhm@4.5Vgs/ 84.00172.037
L/S: S1R166DP / 0.32mohm/0.4mOhm@4.5Vgs/ 84.00166.037




SSID = PWR.Plane.Regulator_1.8v

www.laptopblue.vn


APL5930 for 1D8V_S0

+1.8V_RUN
Design current = 1.086A





<Variant Name>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsieh, Taipei Hsien 221, Taiwan, R.O.C.			
Title APL5930 1D8V S0			
Size A3	Document Number Enrico Caruso 14 MLK DIS		Rev X01
Date: Tuesday, January 03, 2012	Sheet	47	of 104





<Variant Name>

SSID = VIDEO



X02 0103
remove R4903,R4904 co-lay position


Close to LVDS connector



For EMI request


ISFD = Inverter

INVERTER POWER




SSID = VIDEO

LCD POWER





SSID = VIDEO

www.laptopblue.vn





Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



Hsync & Vsync level shift



CLOSE TO TRANSFORMER

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsein 221, Taiwan, R.O.C.

Title **CRT Connector**

Size A3 Document Number **Enrico Caruso 14 MLK DIS** Rev **X02**

Date: Tuesday, January 03, 2012 Sheet 50 of 104

SSID = VIDEO

HDMI Level Shifter & CONNECTOR

HDMI CONN

X02 1229

HDMI CLK R C 1 R5101 2 HDMI CLK R C CON
0R0402-PAD

HDMI CLK R C# 1 R5102 2 HDMI CLK R C# CON
0R0402-PAD

changed R5101,R5102 to short pad,
removed TR5101 CMC footprint

HDMI DATA0 R C 1 R5104 2 HDMI DATA0 R C CON
0R0402-PAD

HDMI DATA0 R C# 1 R5103 2 HDMI DATA0 R C# CON
0R0402-PAD

changed R5103,R5104 to short pad,
removed TR5102 CMC footprint

HDMI DATA1 R C 1 R5106 2 HDMI DATA1 R C CON
0R0402-PAD


HDMI DATA1 R C# 1 R5105 2 HDMI DATA1 R C# CON
0R0402-PAD

changed R5105,R5106 to short pad,
removed TR5103 CMC footprint

HDMI DATA2 R C 1 R5108 2 HDMI DATA2 R C CON
0R0402-PAD

HDMI DATA2 R C# 1 R5107 2 HDMI DATA2 R C# CON
0R0402-PAD




changed R5107,R5108 to short pad,
removed TR5104 CMC footprint



17 PCH_HDMI_CLK
17 PCH_HDMI_DATA

Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.



<Variant Name>




HDMI Level Shifter/Connector		
Size A3	Document Number	Rev
Enrico Caruso 14 MLK DIS		X02
Date: Tuesday, January 03, 2012	Sheet 51 of 104	

(Blanking)

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02

Date: Friday, December 30, 2011	Sheet 53 of 104
---------------------------------	-----------------


(Blanking)

SSID = User.Interface


(Blanking)

SSID = SATA



SATA HDD Connector




Close to HDD1



ODD Connector





SATA Zero Power ODD



Current limit
Active High
typ => 2.5A

When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


HDD/ODD			
File	Document Number	Rev	
Size A3	Enrico Caruso 14 MLK DIS	X02	
Date:	Tuesday, January 03, 2012	Sheet 56	of 104

SSID = ESATA

(Blanking)

SSID = AUDIO


Speaker Connector







SSID = LOM

LAN TransFormer

Giga Main: 68.IH106.30C
Giga 2ND: 68.05009.30A
10/100 Main: 68.HH085.301




0722 : change to gas tube





SSID = Flash.ROM

SPI Flash ROM(8M) for PCH

follow check list 1.5





SSID = RBATT



VccRTC is now connected to VccDSW3_3 through the Schottky diode instead of the 3.3V Sus well.

<Variant Name>

www.laptopblue.vn




USB_PP1_R 4 TR6101 3 USB_PP1 18

USB_PN1_R 1 2 USB_PN1 18

FILTER-310-GP-U

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
------------	--	-------------------

Date: Friday, December 30, 2011	Sheet 62 of 104
---------------------------------	-----------------

SSID = User.Interface

www.laptopblue.vn

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Bluetooth

Size A3	Document Number <i>Enrico Caruso 14 MLK DIS</i>	Rev <i>X02</i>
Date: Friday, December 30, 2011	Sheet 63 of 104	1

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02

Date: Friday, December 30, 2011	Sheet 64 of 104
---------------------------------	-----------------

SSID = Wireless

Mini Card Connector(802.11a/b/g)





X02 1229
changed R6505,R6506 to short pad,
removed TR6501 CMC footprint

(Blanking)


(Blanking)

SSID = User.Interface


FRONT POWER LED



SATA HDD LED(White)




Battery LED2(WHITE_LED)




Battery LED1(AMBER_LED)

Wireless LED




Place EC6806 near LED2

Power button



SSID = KBC

SSID = Touch.Pad




20.K0592.030


2nd = 20.K0621.030

3rd = 20.K0565.030

SSID = User.Interface




CAP LED CONTROL




84.00143.M11

2nd = 84.02143.011

3rd = 84.00143.N11



TouchPad Connector



20.K0464.004

2nd = 20.K0341.004

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Key Board/Touch Pad		
Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02
Date:	Tuesday, January 03, 2012	Sheet 69 of 104

(Blanking)

<Variant Name>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
------------	--	-------------------

Date: Friday, December 30, 2011	Sheet 70 of 104
---------------------------------	-----------------



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug connector

Size
A3

Document Number

Enrico Caruso 14 MLK DIS

Rev
X02

Date: Tuesday, January 03, 2012

Sheet 71 of 104

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
------------	--	-------------------

Date: Friday, December 30, 2011	Sheet 72 of 104
---------------------------------	-----------------

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title

Reserved

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
------------	--	-------------------

Date: Friday, December 30, 2011	Sheet 73 of 104
---------------------------------	-----------------


SSID = SDIO



SSID = ExpressCard

www.laptopblue.vn

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Rev
X02

Date: Friday, December 30, 2011

Sheet 75 of 104

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02

Date: Friday, December 30, 2011	Sheet 76 of 104
---------------------------------	-----------------

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Rev
X02

Date: Friday, December 30, 2011

Sheet 77 of 104

1

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02

Date: Friday, December 30, 2011	Sheet 78 of 104
---------------------------------	-----------------

SSID = User.Interface

www.laptopblue.vn

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Date: Friday, December 30, 2011

Rev
X02

Sheet 79 of 104

Free Fall Sensor

(Blanking)

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02


Date: Friday, December 30, 2011	Sheet 81 of 104
---------------------------------	-----------------

SSID = USB

X02 1230
removed R8203,R8204 co-lay position





X02 1230
removed R8201,R8202 co-lay position






SSID = Audio


IOBD2 is for Audio board








IOBD1 is for USB board










LVDS



1.05V +/- 3%
150mA
(See NV DG)
100V, VGA, SD







I2CA=>CRT, I2CC=>LVDS.






Hynix:72.52G63.A0U (HT31PSAA)
Samsung:72.42164.D0U (J1P0F2SAA)

Strap Pin Nmae	Strap mapping	Resistance	Polarity(Samsung#4)	Polarity(Hynix#6)
ROM_SCLK	SMB_ALT_ADDR	10K ohm	pull down to GND	pull down to GND
ROM_SI	SUB_VENDOR	10K ohm	pull down to GND if no VBIOS ROM	pull down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10K ohm	pull down to GND(no display)	pull down to GND(no display)
STRAP0	RAM_CFG0	10K ohm	pull down to GND	pull down to GND
STRAP1	RAM_CFG1	10K ohm	pull up to 3.3V	pull up to 3.3V
STRAP2	RAM_CFG2	10K ohm	pull down to GND	pull up to 3.3V
STRAP3	RAM_CFG3	10K ohm	pull up to 3.3V	pull down to GND
STRAP4	PCIE_MAX_SPEED	10K ohm	pull down to GND	pull down to GND



N13x GPUs do not support CEC. Leave the CEC pin as NC



[illegible]

www.laptopblue.vn

D

C

B

A

0

1

2

3

4

5

6

7

8

9

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

[

\

]

^

_

www.laptopblue.vn

MODE D

GF1XX SDDR3 CMD MAPPING

CMD	0-31	32-63
CMD0	CS0*	
CMD1	ODT	
CMD2	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16	CS0*	
CMD17		
CMD18	ODT	
CMD19	CKE	
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
CMD31		

* A15 is not required for any x16 device, even up to 4Gb density
 * A15 is only needed if we support x8 configurations, and only at 4Gb

FOR VRAM1

FOR VRAM2

CLOSE TO THE MEMORY

follow NV FAE suggest

DG requires 4x0.1uF and 8x1.0uF per VRAM chip

Wistron Corporation
 21F, 8B, Sec 1, Hsin Tai Wu Rd., Hsueh-shan, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU VRAM1.2 (1/4)**

Size: **Enrico Caruso 14 MLK DIS**

Date: **Tuesday, January 03, 2012**

Document Number: **X02**

Sheet: **88** of **104**

Rev: **X02**


www.laptopblue.vn





MODE D

GF1XX SDDR3 CMD MAPPING

CMD	0-31	32-63
CMD0	CS0*	
CMD1	ODT	
CMD2	CKE	
CMD3	A14	
CMD4	RST	
CMD5	A9	
CMD6	A7	
CMD7	A2	
CMD8	A0	
CMD9	A4	
CMD10	A1	
CMD11	BA0	
CMD12	WE*	
CMD13	A15	
CMD14	CAS*	
CMD15	CS0*	
CMD16	ODT	
CMD17	CKE	
CMD18	A13	
CMD19	A8	
CMD20	A6	
CMD21	A11	
CMD22	A5	
CMD23	A3	
CMD24	BA2	
CMD25	BA1	
CMD26	A12	
CMD27	A10	
CMD28	RAS*	
CMD29		
CMD30		
CMD31		

* A15 is not required for any x16 device, even up to 4Gb density
 * A15 is only needed if we support x8 configurations, and only at 4Gb


[illegible][illegible][illegible]



CLOSE TO THE MEMORY

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number
Enrico Caruso 14 MLK DIS


Rev
X02

Date: Friday, December 30, 2011

Sheet 90 of 104

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)


Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Rev
X02

Date: Friday, December 30, 2011

Sheet 91 of 104



(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02
Date: Friday, December 30, 2011		Sheet 94 of 104

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Rev
X02


Date: Friday, December 30, 2011

Sheet 95 of 104

SSID = SDIO

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL

Size
A3


Document Number
Enrico Caruso 14 MLK DIS

Rev
X02


Date: Friday, December 30, 2011

Sheet 96 of 104

SSID = Mechanical



SSID = EMI



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

UNUSED PARTS/EMI Capacitors

Size

Document Number

Rev

A3

Enrico Caruso 14 MLK DIS**X02**

Date:

Friday, December 30, 2011

Sheet

97


of

104


Chief River Platform Power Sequence

(AC mode)

Red Words: Controlled by EC GPIO




N13M-GS Power-Up/Down Sequence




For power-down, reversing the ramp-up sequence is recommended.

(DC mode)


Red Words: Controlled by EC GPIO



DV14 MLK Chief River POWER UP SEQUENCE DIAGRAM



Power Up Sequence: -8 ~ 13



Power Shape

Regulator

LDO

Switch

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size
A3

Document Number


Enrico Caruso 14 MLK DIS

Rev


X02

Date: Friday, December 30, 2011


Sheet 100 of 104



Thermal Block Diagram



Audio Block Diagram



<Variant Name>

VERSION	DATA	PAGE	Change Item
X01	11/03	92	change PU9201 pin24 from 5V_S0 to 5V_S5 to avoid 5V_S0 leakage issue
	11/03	92	change PR9219 from 10K to 0ohm and DY PC9201 to adjust VGA_CORE sequence
	11/03	93	change PR9314 from 470 ohm to 220ohm to adjust 3D3V_VGA_S0 power down sequence
	11/08	40	change PC4010 from 78.47422.2QL to 78.47422.2BL to correct wistron Part number
	11/08	86	change VGA strap pin follow NV FAE suggest
	11/08	42	change PR4120 from 10K to 9.76K to adjust 5V_S5 from 5.0V to 5.07V
	11/09	36	change R3605 from 10K to 0 ohm,R3607 and R3630 from 10K to 100K, C3610 from 0.01 uF to 0.047 uF to adjust 3D3V_S0, 5V_S0 and 1D5V_S0 power sequence
	11/09	17	change RN1703 from 33 ohm to 22 ohm to solve CRT HSYNC and VSYNC rise and fail time issue
	11/09	50	change L5001 L5002 L5003 to 68.00084.931 to solve CRT RGB rise and fall time fail issue
	11/09	40 38 97	stuff EC4002,EC9709,EC9701,EC9705,EC9708,EC9702,EC9703,EC9704,EC9738,EC9710,EC4001,EC9707,EC9713,EC9715,EC9716,EC9720,EC9718,EC9712,EC9714,PC4120,EC9717,EC9719,EC9722,PC3801,EC9706,SPR1,SPR3,SPR4 for EMI request
	11/09	27	change R2724 from 10K to 20K for PCB version change
	11/09	86	change ROM_SLK_D4 to SMB_ALT_ADDR follow NV Design Guide
	11/09	86	change ROM_SO_C4 to VGA_DEVICE follow NV Design Guide
	11/09	86	change ROM_SI_D3 to SUB_VENDOR follow NV Design Guide
	11/09	86	change STRAP0_STRAP3 to RAM_CFG[0]_RAM_CFG[3] follow NV Design Guide
	11/09	86	change STRAP4 to PCIE_MAX_SPEED follow NV Design Gide
	11/10	22 83	dummy R8319 R8307 R2205 stuff U8301 and add R2202 to pull high DGPU_HOLD_RST# to 3D3V_S0 follow NV FAE suggest
	11/10	21	seperate RN2203 to R2205 and R2206 for bom control
	11/11	41	change PR4102 from 51K to 61.9K to set 5V OCP
	11/11	41	change PR4101 from 120K to 91K to set 3.3V OCP
	11/11	42	change PR4236 from 1.78K to 2.05K for CPU Loadline adjustment
	11/11	42	change PR4264 from 20K to 18.2K for CPU Loadline adjustment
	11/11	42	change PR4239 from 0 ohm to 191 ohm for GFX Loadline adjustment
	11/11	42	change PR4249 from 7.87K to 7.5K for GFX Loadline adjustment
	11/11	46	change PR4602 from 52.3K to 80.6K to Set 1.5V OCP
	11/11	92	change PR9238 from 133K to 196K and PR9225 from 3.83K to 2.26K for Loadline adjustment follow Nvidia SPEC
	11/11	45	dummy PR4506 and PR4507, Pop PR4505 and 3D3V_S0 change 3D3V_S5 for power team request
	11/11	29	install R2909,R2910,D2902 as to audio chip will change to 4213D
	11/14	92	change PC9213 PC9214 PC9216 to 78.10622.51L for power team request
	11/15	29	change R2909 R2910 to 0 ohm for vendor request
	11/15	61 82	stuff TR8201 TR8202 TR6101,dummy R6102 R6203 R8201 R8202 R8203 R8204 for EMI request
	11/16	39	add test point AFTP3902

X01	11/16	31	change C3102 C3103 to 15pF for vendor suggest
	11/16	86	change C8610 C8611 to 10pF for vendor suggest
	11/23	88 89	change R8807 R8908 from 80.6 ohm to 162 ohm for NV FAE suggest
	11/24	83	change L8302 to 0 ohm for NV FAE suggest
X02	12/16	20	reserve R2005 10K Pull High for PEG-CLKREQ#_L
	12/16	29	change R2945 to 2.2K,accuracy 'J' follow vendor suggestion to solve internal mic too low issue
	12/22	88	DY C8815 C8816,stuff C8809 to avoid HDD interfere.
	12/23	22	DY R2202,stuff R2205 to pull low DGPU_HOLD_RST# to follow NV Design Guide
	12/23	20 83	DY R2004,stuff R2005 to pull high PEG_CLKREQ# to 3D3V_S5,stuff R8302 to pull high VGA_PEG_CLKREQ#,stuff Q8301 follow NV suggestion
	12/27	28	exchange the name of AFTP2801 and AFTP2802 to stay same with UMA for AFTP request
	12/28	40	add 0.1uF caps EC4004(BT+_R to GND) and EC4003(PWR_DCBATOUT_CHG to GND) to reduce EMI noise
	12/28	27	change R2724 from 20K to 33K for PCB version change
	12/29	88	remove C8815 to avoid HDD interfere follow NV suggestion
	12/29	32 51 65	changed R3206,R3207 to short pad,removed TR3201 CMC footprint;changed R5101,R5102,R5103, R5104,R5105,R5106,R5107,R5108 to short pad,removed TR5101,TR5102,TR5103,TR5104,CMC footprint;changed R6505,R6506 to short pad,removed TR6501 CMC footprint follow EMI suggestion
	12/29	5 14 15 18 19 23 24 27 28 29 31 32 36 37 44 46 51 65 68 83 86	change R504 R1404 R1405 R1503 R1504 R1807 R1906 R1910 R1912 R1913 R1924 R1929 R2306 R2307 R2308 R2402 R2403 R2404 R2720 R2723 R2761 R2764 R2765 R2766 R2767 R2768 R2778 R2792 R2794 R2807 R2813 R2905 R2906 R3105 R3208 R3605 R3614 R3708 R3710 R5101 R5102 R5103 R5104 R5105 R5106 R5107 R5108 R5125 R6505 R6506 R6510 R6511 R6804 R6805 R6811 R6813 R8503 R8607 / L8302 L8601 R2304 R2412 R3104 R3115 R3117 R3206 R3207 R4908 / R2301 R2911 R2912 / RN2010 RN2012 RN2014 RN2016 RN5002 / PR4212 PR4116 PR4121 PR4127 PR4252 PR4254 PR4251 PR4250 PR4261 PR4220 PR4232 PR4244 PR4304 PR4305 PR4403 PR4611 PR4607 from 0ohm to short pad
	12/29	58	change EC5801 EC5802 EC5803 EC5804 to 1000P cap for EMI request
	12/30	29	add 100K R2913 resistor in AUD_PC_BEEP let voltage can be discharged fast
	12/30	61 82	remove R6102,R6103;R8201,R8202;R8203,R8204 co-lay position;use CMC solution
	12/30	27	change R2735 from 10K to 20K to reduce inrush current of 3D3V_AUX_KBC
	12/30	41	change PC4126,PC4127 to 4.7u from 10u follow power team's suggestion
	12/30	27 86	remove TP2713,add R2713 for pull high OVER_CURRENT_P8# to 3D3V_AUX_KBC;add R8608,Q8603; change Q8603.2 to OVER_CURRENT_P8# from AC_PRESENT for OC trigger IPCC function
	12/30	58	stuff 1000pf EC5801 EC5802 EC580 EC5804 for EMI request
	01/03	49	remove R4903,R4904 co-lay position;use CMC solution
	01/03	45	change PR4510 to 82.5K from 69.8K to modify OCP follow power team's suggestion

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Change History

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Rev
X02

Date: Wednesday, January 04, 2012

Sheet 103 of 104

[illegible][illegible]