


V03A DIS/UMA BLOCK DIAGRAM




power State	+RTC_CELL	+DC_IN +DC_IN_SS +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+VCHGR +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+5V_SUS +3.3V_SUS +1.5V_SUS +1.5V_CPU +DDR_VTTREF +3.3V_LAN (for R03)	+VCC_CORE +VCC_GFX_CORE +1.05V_PCH +5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +VCCSA +0.75V_DDR_VTT +LCDVCC +VCC_DGFX_CORE	
S0	ON	ON	ON	ON	ON	
S1						
S3	ON	ON	ON	ON	OFF	
S4/S5 AC	ON	ON				
S4/S5 DC Only	ON		ON	OFF	OFF	
AC/DC No Exist	ON	OFF	OFF	OFF	OFF	

SMBCLK SMBDATA								
SMB_CLK_ME1 SMB_DAT_ME1								
AB1A_CLK AB1A_DATA								


<http://hobi-elektronika.net>




Sandy Bridge Processor (DMI, PEG, FDI)




DP & PEG Compensation




eDP Hot-plug (Disable)



Sandy Bridge Processor (CLK,MISC,JTAG)



Copy from PDC




R8239, R8241 change to 5%

Pin1	Pin2	Pin4
L	L	L
L	H	L
H	L	L
H	H	H

Follow #DG1.0 436735 P105
DDR Power Gating Topology

<http://hobi-elektronika.net>



Follow #DG1.0 436735 P107
DRAMRST# Routing Illustration


**Quanta Computer Inc.**

PROJECT : R03A/V03A

Sandy Bridge 2/5

Size	Document Number	Rev
	Sandy Bridge 2/5	2A
Date:	Monday, January 24, 2011	Sheet 5 of 50

Sandy Bridge Processor (DDR3)




Sandy Bridge Processor (GRAPHIC POWER)

POWER

CPU MCH
SNB 45W: 5A
330uF/6mohm
10uF x 6


CPU SA
SNB 45W: 6A
330uF/7mohm x 1
10uF x 3

Take care Q3509 $V_{gs}(MAX)=2.5$

 Quanta Computer Inc. PROJECT : R03A/V03A	
Size	Document Number
	Sandy Bridge 4/5
Date:	Monday, January 24, 2011
Sheet	7 of 50
Rev	2A




Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)




Cougar Point (DMI, FDI, PM)

PCH Pull-high/low(CLG)




System PWR_OK(CLG)




<http://hobi-elektronika.net>


Cougar Point (LVDS, DDI)



Cougar Point (GND)





Cougar Point (HDA, JTAG, SATA)











PCH JTAG Debug (CLG)

5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS  R41  *1K_4_NC ACZ_SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS  R146  *1K_4_NC ACZ_SDOUT
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL  R434  330K/J_4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS  R118  1K_4 ACZ_SYNC_R

<http://hobi-elektronika.net>



Quanta Computer Inc.



PROJECT : R03A/V03A

Cougar Point 3/7




Size	Document Number	Rev
	Cougar Point 3/7	2A
Date:	Monday, January 24, 2011	Sheet 11 of 50

Date:	Monday, January 24, 2011	Sheet	11	of	50
-------	--------------------------	-------	----	----	----


PCI/USBOC# Pull-up(CLG)



change SMIB# to SMI




Cougar Point-M (PCI,USB,NVRAM)



SV_SET_UP
High = Strong (Default)

PLTRST#(CLG)




USB2.0 & ESATA LEFT
USB2.0 RIGHT

WLAN
WWAN
BT

CARD READER
Express card




Biometric
Camera
Touch Screen

Pin Name	Strap description	Sampled	Configuration									
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)									
Defined in EDS (Intel)												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>Bit 0</th><th>Bit 1</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	Bit 0	Bit 1	Boot Location	1	1	SPI *	0	0	LPC
Bit 0	Bit 1	Boot Location										
1	1	SPI *										
0	0	LPC										
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK										




DF_TV5	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm
CheckList_1.0 p58; HR_v1.0 p450			
follow CheckList_1.5, DF_TV5 pu-high 2,2k only, Remove R315			

Cougar Point-M (PCI-E, SMBUS, CLK)




Stuff for Integrated CLK Gen Mode



Cougar Point (GPIO,VSS_NCTF,RSVD)

Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)

GPIO Pull-up/Pull-down(CLG)



HOST ALERT#1	R381	1K 4
--------------	------	------


Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

MFG-TEST




Quanta Computer Inc.
PROJECT : R03A/V03A

Size	Document Number	Rev
	Cougar Point 6/7	2A
Date:	Monday, January 24, 2011	Sheet 14 of 50



SGPIO Confirm with Intel



BMBUSY#:(Intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.


BMBUSY#:
If not used, require a weak pull-up (8.2-10K to 10K) to Vcc3.3.
If not used, require a weak pull-down (100 ohm on this net for validation purpose.

<http://zhob-elektronika.net>

DMI TERMINATION
VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)


COUGAR POINT (POWER)



the trace needs to be at least 20 mils width with full VSS/VCC reference plane.


<http://hobi-elektronika.net>

Cougar Point (POWER)




Ask PD3 or Intel, why need 10hm change to +/-5%

H=8.0mm,RVS








M3 reserve




	DIMM0_SA0	DIMM0_SA1
DOMM0	0	0
DOMM1	0	1

Place these Caps near So-Dimm0.




S3 Power reduce









<http://hobi-elektronika.net>

H:4.0mm,RVS




Place these Caps near So-Dimm2.





FAC confirm N11P could be floating



CHIP	PCI_DEVID:	STRAP2	ROM_SCLK
N11P-GS	0xDF0	0000 PD 5K	1010 PU 15
N12P-GE	0xDF5	0101 PD 30K	1010 PU 15

Default: N12P-GE

AJON11M0T24
70-0111 0000 (device ID:10000)


```
K 70=0111 0000 (device ID:10000)
```

K FE=1111 1110
AION11DOT22

Check N11P-GS and N12P-GE

Logical Strap Bit Mapping

	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111



10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]

4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1% (0402)]
15K/E 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]

20K/F_4: CS32002FB29 RES CHIP 20K 1/16W +-1%(0402)

30.1K/F-4: CS33012FB18 [RES CHIP 30.1K 1/16W +-1%(0402)]

35.7K/F-4: CS33572FB13 [RES CHIP 35.7K 1/16W +-1% (0402)]
45.3K/F-4: CS34532FB18 [RES CHIP 45.3K 1/16W +-1% (0402)]

45.3K/F_4: CS34532FB18 [RES CHIP 45.3K 1/16W +-1% (0402)]

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	0010
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111

Default: Hynix VRAM 1G (0110)

VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	ROM_SI
0000		Reserved		PD 5K
0001		Reserved		PD 10K
0010	DDR3 64Mx16, 900MHz	Hynix	H5TQ1G63DFR-11C	PD 15K
0011	DDR3 64Mx16, 900MHz	Samsung	K4W1G1646E-HC11	PD 20K
0110	DDR3 128Mx16, 900MHz	Hynix	H5TQ2G63BFR-11C	PD 35K
0111	DDR3 128Mx16, 900MHz	Samsung	K4W2G1646C-HC11	PD 45K

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD0 VID0
6	OUT	N/A	NVVD0 VID1
7	OUT	N/A	NVVD0 VID2 ^{11/13}
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL ^{11/13}
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL



Quanta Computer Inc.




PROJECT : R03A/V03A

Size	Document Number	Rev
------	-----------------	-----

N12P-GE (GPIO&STRAPS) 4/5 2A

Date: Friday, January 07, 2011 Sheet 21 of 50

<http://hobi-elektronika.net>




<http://hobi-elektronika.net>



```
[19] VMA_DQ[63..0]
[19] VMA_DM[7..0]
[19] VMA_WDQS[7..0]
[19] VMA_RDQS[7..0]
```

A diagram showing a 4x4 grid of hexagons. The hexagons are arranged in four rows and four columns. The hexagons in the first three columns are red, and the hexagons in the fourth column are blue. Blue lines extend from the right side of the hexagons in the fourth column.

change VRAM footprint to hynix 2G(the package is bigger)




change VRAM footprint to hynix 2G(the package is bigger)



ESATA + USB Conn + Power share


S3/S5 USB charging circuit



USBP0_BUS_SW_CB0	Mode
Low	DCP, Auto-detect
High	CDP, BC Spec 1.1


ES(PG1.0): Stuff R66, Remove R65
MP(PG1.1): Remove R66 Stuff R65

	R8224	mA
OC limitation	100k ohm	480
	22.1k ohm	2171
		Applied Now






E-SATA Re-driver

Layout Note: Please put those on the same side of MB PCB






Note: Boost:5dB, Standard SATA:0dB

EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost





Solve ESATA 2M test fail issue,
change emphasis setting
<http://hobi-elektronika.net>




SATA Connector




ODD Connector



Backwards Compatibility





3-axis Fall Sensor (HDD data protector)




<http://hobi-elektronika.net>


RTS5128-QFN24





SP1	XD RDY	SD WP	MS CLK
SP2	XD RE#	SD D1	MS INS#
SP3	XD CE#	SD D0	MS D7
SP4	XD CLE	SD D7	MS D3
SP5	XD ALE	SD D7	MS D3
SP6	XD WE#	SD CD#	MS D6
SP7	XD WP	SD D6	MS D6
SP8	XD D0	SD CLK	MS D2
SP9	XD D1	SD D5	MS D0
SP10	XD D2	SD CMD	MS D0
SP11	XD D3	SD D4	MS D4
SP12	XD D4	SD D3	MS D1
SP13	XD D5	SD D2	MS D5
SP14	XD D6	MS BS	MS BS


Share Pin








HOTKEY CON







MB to Express Card Board




INTERNAL SUBWOOFER AMP Only for 17''


SYN	Condition
VDD	Spread-spectrum mode with $f_S = 1200\text{kHz} \pm 70\text{kHz}$.
GND	Fixed-frequency mode with $f_S = 1100\text{kHz}$.
FLOAT	Fixed-frequency mode with $f_S = 1500\text{kHz}$.
Clocked	Fixed-frequency mode with $f_S = \text{external clock frequency}$.



check modify to MONO-OUT PIN




place close to connector side



Change to X7R

GAIN1	GAIN2	GAIN
0	0	24dB
1	0	18dB
0	1	12dB
1	1	6dB

Touch Pad



Key board illumination

Biometric Finger Printer

Pin 6 => GND (for detect pin)

ESD by EMC request

KEYBOARD CONNECTOR

KEYBOARD CONNECTOR

51510-03041-001

GND2

30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1

KSO10
KSO11
KSO9
KSO14
KSO13
KSO15
KSO16
KSO12
KSO0
KSO2
KSO1
KSO3
KSO8
KSO6
KSO7
KSO4
KSO5
KSI0
KSI3
KSI1
KSI5
KSI2
KSI4
KSI6
KSI7

[36] CAP_LED

[30] KSO[0..16]

[30] KSI[0..7]

[30] KB_DET#

+3.3V_ALW

R303

1


2

10K_4

CON1

GND1


CAP lock LED





Check LED location and type

MB to LED Board conn


correct LED behavior as SW request




3VALW ON POWER LOGIC




PWR button board form UM7





Instant ON function





FAN CONTROL






<http://hobi-elektronika.net>








add a new hole for layout request

CPU bracket





		Quanta Computer Inc. PROJECT : R03A/V03A		
Size	Document Number	SYSTEM 5V/3V (RT8206BGQW)		Rev 2A
Date: Monday, January 24, 2011	Sheet 43 of 50			



+VCCSA	VCCSA_VID1
0.8V	High
0.9V	Low




Quanta Computer Inc.

PROJECT : R03A/V03A

VCCSA (TPS51461)

Size	Document Number	Rev
		2A
Date:	Monday, January 24, 2011	Sheet 46 of 50



<http://hobi-elektronika.net>