

Compal Confidential

VIUS5 LA-9001P M/B Schematics Document

AMD FP2 Processor with DDRIII + Husdon M3 FCH
AMD VGA Seymour XT

2012-05-31

REV : 0 . 3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VAUSS LA9001P M/B	0.3
				Date: Thursday, May 31, 2012	Sheet 1 of 50

The diagram illustrates the system architecture of the AMD FP2 APU. The central component is the **AMD FP2 APU** (Trinity BGA 813 pin, 27mm x 30mm, page 5, ~8), which is connected to the **AMD Seymour XT** (VRAM 128x16, 64x16, DDR3 x4, page 15, ~21) via a **PCIE x8 Gen2** interface. The APU is also connected to **204pin DDRIII-SO-DIMM X 1** (BANK 0, 1, page 9) via a **Memory BUS(DDRIII) Dual Channel** (1.5V DDRIII 1333MT/s, Upgradeable to 4G Memory).

The APU is connected to the **Hudson M3** (uFCBGA-656, 24.5mm x 24.5mm, page 10, ~14) via **x4 UMI Gen. 1 2.5GT/s per lane**. The Hudson M3 is connected to the **EC** (ENE KB9012, page 31) via an **LPC BUS**. The EC is connected to the **Touch Pad** (page 32) and the **Thermal Sensor** (page 28).

The Hudson M3 is connected to the **Audio Codec** (RealTek ALC259-VC2, page 30) via **AZALIA**. The Audio Codec is connected to the **2Channel Speaker** (page 30), **Single Digital MIC** (IO Board, page 32), and **Audio Combo Jack (APPLE type)** (Stereo HeadPhone Output, Microphone Input, IO Board, page 32). The Hudson M3 is also connected to the **Audio Codec** via **1*USB3.0, 6*USB2.0** and **1*SATA serial**.

The Hudson M3 is connected to the **CMOS Camera** (page 23), **USB PORT 3.0 x1(Left)** (page 33), **Card Reader RTS 5178 (2in1)** (page 32, IO Board), and **USB PORT 2.0 x2(Right)** (page 32, IO Board) via **SATAI**. The Hudson M3 is also connected to the **SATA2.0 HDD CONN** (page 29) via **SATAI**.

The Hudson M3 is connected to the **LAN(10/100/Giga)** (Realtek 8105E-VD (10/100), 8111F-CGT (Giga), page 26) via **GPP0**. The LAN is connected to the **RJ45 CONN** (page 27). The Hudson M3 is also connected to the **PCI Express Mini card Slot 1** (WLAN, page 25) and **PCI Express Mini card Slot 2** (SATA (SSD), page 25) via **USB(reserve for WiMAX)** and **PCI-E (WLAN)**.

The Hudson M3 is connected to the **Sub-borad** (POWER Board, LED Board, IO Board) via **4 * x1 PCI-E 2.0**. The Sub-borad is connected to the **LVDS translator** (RTD2132S, page 22) and **LVDS Conn.** (page 23). The LVDS translator is connected to the **HDMI Conn.** (page 24). The HDMI Conn. is connected to the **DP Port0** and **DP Port2** of the APU.

The Hudson M3 is connected to the **SPI ROM** (page 11) via **SPI**.

The Hudson M3 is connected to the **Int.KBD** (page 32) via **Int.KBD**.

The Hudson M3 is connected to the **Thermal Sensor** (page 28) via **Thermal Sensor**.

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title	MB Block Diagram	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VAUSS LA9001P M/B	Rev 0.3
				Date:	Friday, May 25, 2012	Sheet 2 of 50

<div>power plane</div> <div>State</div>	+B	+5VALW +3VALW +1.1VALW	+1.5V +1.5V_APU	<div>+5VS</div> <div>+3VS</div> <div>+2.5VS</div> <div>+1.5VS</div> <div>+1.2VS</div> <div>+1.1VS</div> <div>+0.75VS</div> <div>+APU_CORE</div> <div>+APU_CORE_NB</div> <div>+VGA_CORE</div> <div>+3.3VGS</div> <div>+1.8VGS</div> <div>+1.5VGS</div> <div>+1.0VGS</div>
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

STATE	SIGNAL	SIP S3#	SIP S4#	+ALW	+V	+VS	Clock
Full ON		HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	ON	OFF	OFF	OFF

Board ID	PCB Revision
0	
1	0.3
2	
3	
4	
5	
6	
7	

ID	BRD ID	Ra	Rb	Vab
0	R10 MP	x	0	0V
1	R03 PVT	100K	8.2K	0.25V
2	R02 DVT	100K	18K	0.5V
3	R01 EVT	100K	33K	0.82V

Ra = R1562
Rb = R1564

USB 2.0	USB 3.0	Port	4 External USB Port
		0	USB Port (Right Side 1)
		1	USB Port (Right Side 2)
		2	Mini Card(WLAN)
		3	Camera
		4	
		5	CardReader
		6	
		7	
	XHCI	8	
		9	
		0 10	USB Port (Left Side)
		1 11	
		2 12	
		3 13	

BOM Structure	BTO Item
A4R1@	A4 BGA APU (R1 compal part)
A4R3@	A4 BGA APU (R3 compal part)
A6R1@	A6 BGA APU (R1 compal part)
A6R3@	A6 BGA APU (R3 compal part)
A8R1@	A8 BGA APU (R1 compal part)
A8R3@	A8 BGA APU (R3 compal part)
A10R1@	A10 BGA APU (R1 compal part)
A10R3@	A10 BGA APU (R3 compal part)
SXTR1@	Seymour XT GPU (R1 compal part)
SXTR3@	Seymour XT GPU (R3 compal part)
A70MR1@	A70 Hudson M3 FCH (R1 compal part)
A70MR3@	A70 Hudson M3 FCH (R3 compal part)
PX@	Common VGA circuit
CMOS@	CMOS Camera part
UMA@	UMA strap pin
GAS@	Gastube
8105@	RTL8105E
GIGA@	RTL8111F
HDMI@	HDMI part
NONAOAC@	No AOAC function
AOAC@	support AOAC function
ME@	ME part
DEBUG@	Debug Switch (MP will remove)
@	Unpop
SSD@	SSD part

OC#	USB Port	
0	USB20 port10	USB30 port0
1	USB20 port0 port1	
2		
3		

Port	Device
1	LAN
2	WLAN
3	
4	

Port	Device
1	
2	
3	
4	

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	FCH	APU	RTD2132
SMB_EC_CK1 SMB_EC_DA1	KB9012 +3VALW	X	V +3VALW	X	X	X	X	X	X	X
SMB_EC_CK2_SUS SMB_EC_DA2_SUS	KB9012 +3VALW	X	X	X	X	X	X	X	V +1.5V	X
FCH_SCLK0 FCH_SDATA0	FCH +3VS	X	X	X	V +3VS	V +3VS	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	KB9012 +3VS (LV shifter)	V	X	X	X	X	V	X	X	V


Device	Address	Device	Address
Smart Battery	0001_011X b	Thermal Sensor	1001_101 xb
		SB-TSI(default)	1001_100 xb
		VGA(thermal)	1000_001 xb
		RTD2132S	1010_1000 b

Device	Address
DDR DIMM1	1001 000Xb

Power-Up/Down Sequence

"Thames" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies, except for VDDR3, must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails.
- The external pull-up resistors on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa). For BACO enabled designs, VDDC must ramp up before VDD_CT at system power up.
- For power down, reversing the ramp-up sequence is recommended




Without BACO option :
PE_GPIO0 : Low -> Reset dGPU ; High -> Normal operation
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON

BACO option :
PE_GPIO0 : High -> Normal operation (dGPU is not reset on BACO mode)
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)



dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1D1, A2VDDQ, VDD2D1, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	775mA
PCIE_VDDC	1.0V	OFF	ON	1.1A
VDDR3	3.3V	OFF	ON	60mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode)	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	1.2A
VDDC/VDDCI	TBD	OFF	OFF	28

PX5.0







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title	FP2 PCIE/UMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom VAU5S LA9001P M/B	0.3
Date:	Tuesday, May 29, 2012	Sheet	5	of	50










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title	FP2 DDRIII Memory I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Rev
				Document Number	0.3
				Date:	Tuesday, May 29, 2012
				Sheet	6 of 50





Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2012/01/15		Deciphered Date		2013/01/15		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								FP2 PWR / GND							
								Document Number		VAUS5 LA9001P M/B				Rev 0.3	
								Date: Tuesday, May 29, 2012		Sheet 8 of 50					










SGA00001700

Reverse Type H:4mm

<Address: 00>

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title	DDRIII SO-DIMM 1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VAUS5 LA9001P M/B	Rev 0.3
				Date:	Friday, May 25, 2012	Sheet 9 of 50

R59/ C147 close to FCH



U2A

HUDSON-2

PCI CLKs

PCI EXPRESS INTERFACES

PCI INTERFACE

CLOCK GENERATOR

LPC

APU

S5 PLUGS

A70MR1@

21807-A13-HUDSON-M3_FCBGA656

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@

A70MR1@







A70MR1@

A70MR1@


www.laptopblue.com


For PCIe device reset on FS1
(GFX, LAN, WLAN, LVDS Travis)


APU_PCIE_RST#: Reset PCIe device on APU




Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2012/01/15		Deciphered Date		2013/01/15		Title		
								FCH PCIE/CLK/PCI/LPC/RTC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF REPAIR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Document Number		Rev 0.3
								VAUS5 LA9001P M/B		
								Date		
								Friday, May 25, 2012		
								Sheet 10 of 50		








STRAP PINS




	PCI_CLK1	PCI_CLK3	PCI_CLK4	CLK_PCI_EC	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED





DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VAUS5 LA9001P M/B	0.3
				Date: Friday, May 25, 2012	Sheet 14 of 50

<5> PCIE_CTX_GRX_P[7..0]  PCIE_CTX_GRX_P[7..0]
<5> PCIE_CTX_GRX_N[7..0]  PCIE_CTX_GRX_N[7..0]

PCIE_CRX_GTX_P[7..0]  PCIE_CRX_GTX_P[7..0] <5>
PCIE_CRX_GTX_N[7..0]  PCIE_CRX_GTX_N[7..0] <5>





LVDS



U8 SXTR3@


S IC 216-0809024 A11 SEYMOUR XT S3 C38!

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VAUS5 LA9001P M/B	0.3
				Date: Friday, May 25, 2012	Sheet 15 of 50




Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	SeymourXT-S3 Main Gen/MSIC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPLETE DIVISION OF R&D TO ANY OTHER DEPARTMENT OR AUTHORIZED BY COMPAL ELECTRONICS, INC. NOR THE INFORMATION CONTAINED HEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size C	Documnet Number VAUS LA9001P M/B
			Drawn	End Date
			16	0.3


+3.3VS TO +3.3VGS



+1.5V_IO TO +1.5VGS



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT-S3 BACO Power
Size	C	Document Number	VAUS5 LA9001P M/B	Rev
Date:	Friday, May 25, 2012	Sheet	17	of 50



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title	SeymourXT-S3 Power/GnD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number	Rev 0.3
				VAU5 LA9001P M/B		
Date:		Friday, May 25, 2012		Sheet	19 of 50	




<21> M_DA[63..0] M_DA[63..0]
<21> M_MA[13..0] M_MA[13..0]
<21> M_DQM[7..0] M_DQM[7..0]
<21> M_DQS[7..0] M_DQS[7..0]
<21> M_DQS#[7..0] M_DQS#[7..0]

PARK SCL has
different recomment

9/28 change P/N to

SD0341100A8UR455

10_0402_1%PX@





Route 50ohms single-ended/100ohm diff and keep short
debug only, for clock
observation,if not need, DNI.

M_DA0 K27
M_DA1 J29
M_DA2 H30
M_DA3 H32
M_DA4 G29
M_DA5 F28
M_DA6 F32
M_DA7 F30
M_DA8 C30
M_DA9 F27
M_DA10 A28
M_DA11 C28
M_DA12 E27
M_DA13 G26
M_DA14 D26
M_DA15 F25
M_DA16 A25
M_DA17 C25
M_DA18 E25
M_DA19 D24
M_DA20 E23
M_DA21 F23
M_DA22 D22
M_DA23 F21
M_DA24 E21
M_DA25 D20
M_DA26 F19
M_DA27 A19
M_DA28 D18
M_DA29 F17
M_DA30 A17
M_DA31 C17
M_DA32 E17
M_DA33 D16
M_DA34 F15
M_DA35 A15
M_DA36 D14
M_DA37 F13
M_DA38 A13
M_DA39 C13
M_DA40 E11
M_DA41 A11
M_DA42 C11
M_DA43 F11
M_DA44 A9
M_DA45 C9
M_DA46 F9
M_DA47 D8
M_DA48 E7
M_DA49 A7
M_DA50 C7
M_DA51 F7
M_DA52 A5
M_DA53 E5
M_DA54 C3
M_DA55 E1
M_DA56 G7
M_DA57 G6
M_DA58 G1
M_DA59 G3
M_DA60 J6
M_DA61 J1
M_DA62 J3
M_DA63 J5

MEMORY INTERFACE

QDA0_0/DQA_0 MAA0_0/MAA_0 K17
QDA0_1/DQA_1 MAA0_1/MAA_1 J28
QDA0_2/DQA_2 MAA0_2/MAA_2 H23
QDA0_3/DQA_3 MAA0_3/MAA_3 G23
QDA0_4/DQA_4 MAA0_4/MAA_4 H24
QDA0_5/DQA_5 MAA0_5/MAA_5 J19
QDA0_6/DQA_6 MAA0_6/MAA_6 K19
QDA0_7/DQA_7 MAA0_7/MAA_7 J14
QDA0_8/DQA_8 MAA1_0/MAA_8 K14
QDA0_9/DQA_9 MAA1_1/MAA_9 J11
QDA0_10/DQA_10 MAA1_2/MAA_10 J13
QDA0_11/DQA_11 MAA1_3/MAA_11 J13
QDA0_12/DQA_12 MAA1_4/MAA_12 G11
QDA0_13/DQA_13 MAA1_5/MAA_13/BA2 J16
QDA0_14/DQA_14 MAA1_6/MAA_14/BA0 L15
QDA0_15/DQA_15 MAA1_7/MAA_15/BA1
QDA0_16/DQA_16
QDA0_17/DQA_17 WCKA0_0/DQMA_0 E32
QDA0_18/DQA_18 WCKA0B_0/DQMA_1 E30
QDA0_19/DQA_19 WCKA0_1/DQMA_2 A21
QDA0_20/DQA_20 WCKA0B_1/DQMA_3 C21
QDA0_21/DQA_21 WCKA1_0/DQMA_4 E13
QDA0_22/DQA_22 WCKA1B_0/DQMA_5 D12
QDA0_23/DQA_23 WCKA1_1/DQMA_6 E3
QDA0_24/DQA_24 WCKA1B_1/DQMA_7 F4
QDA0_25/DQA_25
QDA0_26/DQA_26 EDCA0_0/RDQSA_0 H28
QDA0_27/DQA_27 EDCA0_1/RDQSA_1 C27
QDA0_28/DQA_28 EDCA0_2/RDQSA_2 A23
QDA0_29/DQA_29 EDCA0_3/RDQSA_3 E15
QDA0_30/DQA_30 EDCA1_0/RDQSA_4 D10
QDA0_31/DQA_31 EDCA1_1/RDQSA_5 D6
QDA0_32/DQA_32 EDCA1_2/RDQSA_6 G5
QDA0_33/DQA_33 EDCA1_3/RDQSA_7
QDA1_0/DQA_34
QDA1_1/DQA_35
QDA1_2/DQA_36
QDA1_3/DQA_37
QDA1_4/DQA_38
QDA1_5/DQA_39
QDA1_6/DQA_40
QDA1_7/DQA_41
QDA1_8/DQA_42
QDA1_9/DQA_43
QDA1_10/DQA_44
QDA1_11/DQA_45
QDA1_12/DQA_46
QDA1_13/DQA_47
QDA1_14/DQA_48
QDA1_15/DQA_49
QDA1_16/DQA_50
QDA1_17/DQA_51
QDA1_18/DQA_52
QDA1_19/DQA_53
QDA1_20/DQA_54
QDA1_21/DQA_55
QDA1_22/DQA_56
QDA1_23/DQA_57
QDA1_24/DQA_58
QDA1_25/DQA_59
QDA1_26/DQA_60
QDA1_27/DQA_61
QDA1_28/DQA_62
QDA1_29/DQA_63
QDA1_30/DQA_64
QDA1_31/DQA_65
QDA1_32/DQA_66
QDA1_33/DQA_67
QDA1_34/DQA_68
QDA1_35/DQA_69
QDA1_36/DQA_70
QDA1_37/DQA_71
QDA1_38/DQA_72
QDA1_39/DQA_73
QDA1_40/DQA_74
QDA1_41/DQA_75
QDA1_42/DQA_76
QDA1_43/DQA_77
QDA1_44/DQA_78
QDA1_45/DQA_79
QDA1_46/DQA_80
QDA1_47/DQA_81
QDA1_48/DQA_82
QDA1_49/DQA_83
QDA1_50/DQA_84
QDA1_51/DQA_85
QDA1_52/DQA_86
QDA1_53/DQA_87
QDA1_54/DQA_88
QDA1_55/DQA_89
QDA1_56/DQA_90
QDA1_57/DQA_91
QDA1_58/DQA_92
QDA1_59/DQA_93
QDA1_60/DQA_94
QDA1_61/DQA_95
QDA1_62/DQA_96
QDA1_63/DQA_97
QDA1_64/DQA_98
QDA1_65/DQA_99
QDA1_66/DQA_100
QDA1_67/DQA_101
QDA1_68/DQA_102
QDA1_69/DQA_103
QDA1_70/DQA_104
QDA1_71/DQA_105
QDA1_72/DQA_106
QDA1_73/DQA_107
QDA1_74/DQA_108
QDA1_75/DQA_109
QDA1_76/DQA_110
QDA1_77/DQA_111
QDA1_78/DQA_112
QDA1_79/DQA_113
QDA1_80/DQA_114
QDA1_81/DQA_115
QDA1_82/DQA_116
QDA1_83/DQA_117
QDA1_84/DQA_118
QDA1_85/DQA_119
QDA1_86/DQA_120
QDA1_87/DQA_121
QDA1_88/DQA_122
QDA1_89/DQA_123
QDA1_90/DQA_124
QDA1_91/DQA_125
QDA1_92/DQA_126
QDA1_93/DQA_127
QDA1_94/DQA_128
QDA1_95/DQA_129
QDA1_96/DQA_130
QDA1_97/DQA_131
QDA1_98/DQA_132
QDA1_99/DQA_133
QDA1_100/DQA_134
QDA1_101/DQA_135
QDA1_102/DQA_136
QDA1_103/DQA_137
QDA1_104/DQA_138
QDA1_105/DQA_139
QDA1_106/DQA_140
QDA1_107/DQA_141
QDA1_108/DQA_142
QDA1_109/DQA_143
QDA1_110/DQA_144
QDA1_111/DQA_145
QDA1_112/DQA_146
QDA1_113/DQA_147
QDA1_114/DQA_148
QDA1_115/DQA_149
QDA1_116/DQA_150
QDA1_117/DQA_151
QDA1_118/DQA_152
QDA1_119/DQA_153
QDA1_120/DQA_154
QDA1_121/DQA_155
QDA1_122/DQA_156
QDA1_123/DQA_157
QDA1_124/DQA_158
QDA1_125/DQA_159
QDA1_126/DQA_160
QDA1_127/DQA_161
QDA1_128/DQA_162
QDA1_129/DQA_163
QDA1_130/DQA_164
QDA1_131/DQA_165
QDA1_132/DQA_166
QDA1_133/DQA_167
QDA1_134/DQA_168
QDA1_135/DQA_169
QDA1_136/DQA_170
QDA1_137/DQA_171
QDA1_138/DQA_172
QDA1_139/DQA_173
QDA1_140/DQA_174
QDA1_141/DQA_175
QDA1_142/DQA_176
QDA1_143/DQA_177
QDA1_144/DQA_178
QDA1_145/DQA_179
QDA1_146/DQA_180
QDA1_147/DQA_181
QDA1_148/DQA_182
QDA1_149/DQA_183
QDA1_150/DQA_184
QDA1_151/DQA_185
QDA1_152/DQA_186
QDA1_153/DQA_187
QDA1_154/DQA_188
QDA1_155/DQA_189
QDA1_156/DQA_190
QDA1_157/DQA_191
QDA1_158/DQA_192
QDA1_159/DQA_193
QDA1_160/DQA_194
QDA1_161/DQA_195
QDA1_162/DQA_196
QDA1_163/DQA_197
QDA1_164/DQA_198
QDA1_165/DQA_199
QDA1_166/DQA_200
QDA1_167/DQA_201
QDA1_168/DQA_202
QDA1_169/DQA_203
QDA1_170/DQA_204
QDA1_171/DQA_205
QDA1_172/DQA_206
QDA1_173/DQA_207
QDA1_174/DQA_208
QDA1_175/DQA_209
QDA1_176/DQA_210
QDA1_177/DQA_211
QDA1_178/DQA_212
QDA1_179/DQA_213
QDA1_180/DQA_214
QDA1_181/DQA_215
QDA1_182/DQA_216
QDA1_183/DQA_217
QDA1_184/DQA_218
QDA1_185/DQA_219
QDA1_186/DQA_220
QDA1_187/DQA_221
QDA1_188/DQA_222
QDA1_189/DQA_223
QDA1_190/DQA_224
QDA1_191/DQA_225
QDA1_192/DQA_226
QDA1_193/DQA_227
QDA1_194/DQA_228
QDA1_195/DQA_229
QDA1_196/DQA_230
QDA1_197/DQA_231
QDA1_198/DQA_232
QDA1_199/DQA_233
QDA1_200/DQA_234
QDA1_201/DQA_235
QDA1_202/DQA_236
QDA1_203/DQA_237
QDA1_204/DQA_238
QDA1_205/DQA_239
QDA1_206/DQA_240
QDA1_207/DQA_241
QDA1_208/DQA_242
QDA1_209/DQA_243
QDA1_210/DQA_244
QDA1_211/DQA_245
QDA1_212/DQA_246
QDA1_213/DQA_247
QDA1_214/DQA_248
QDA1_215/DQA_249
QDA1_216/DQA_250
QDA1_217/DQA_251
QDA1_218/DQA_252
QDA1_219/DQA_253
QDA1_220/DQA_254
QDA1_221/DQA_255
QDA1_222/DQA_256
QDA1_223/DQA_257
QDA1_224/DQA_258
QDA1_225/DQA_259
QDA1_226/DQA_260
QDA1_227/DQA_261
QDA1_228/DQA_262
QDA1_229/DQA_263
QDA1_230/DQA_264
QDA1_231/DQA_265
QDA1_232/DQA_266
QDA1_233/DQA_267
QDA1_234/DQA_268
QDA1_235/DQA_269
QDA1_236/DQA_270
QDA1_237/DQA_271
QDA1_238/DQA_272
QDA1_239/DQA_273
QDA1_240/DQA_274
QDA1_241/DQA_275
QDA1_242/DQA_276
QDA1_243/DQA_277
QDA1_244/DQA_278
QDA1_245/DQA_279
QDA1_246/DQA_280
QDA1_247/DQA_281
QDA1_248/DQA_282
QDA1_249/DQA_283
QDA1_250/DQA_284
QDA1_251/DQA_285
QDA1_252/DQA_286
QDA1_253/DQA_287
QDA1_254/DQA_288
QDA1_255/DQA_289
QDA1_256/DQA_290
QDA1_257/DQA_291
QDA1_258/DQA_292
QDA1_259/DQA_293
QDA1_260/DQA_294
QDA1_261/DQA_295
QDA1_262/DQA_296
QDA1_263/DQA_297
QDA1_264/DQA_298
QDA1_265/DQA_299
QDA1_266/DQA_300
QDA1_267/DQA_301
QDA1_268/DQA_302
QDA1_269/DQA_303
QDA1_270/DQA_304
QDA1_271/DQA_305
QDA1_272/DQA_306
QDA1_273/DQA_307
QDA1_274/DQA_308
QDA1_275/DQA_309
QDA1_276/DQA_310
QDA1_277/DQA_311
QDA1_278/DQA_312
QDA1_279/DQA_313
QDA1_280/DQA_314
QDA1_281/DQA_315
QDA1_282/DQA_316
QDA1_283/DQA_317
QDA1_284/DQA_318
QDA1_285/DQA_319
QDA1_286/DQA_320
QDA1_287/DQA_321
QDA1_288/DQA_322
QDA1_289/DQA_323
QDA1_290/DQA_324
QDA1_291/DQA_325
QDA1_292/DQA_326
QDA1_293/DQA_327
QDA1_294/DQA_328
QDA1_295/DQA_329
QDA1_296/DQA_330
QDA1_297/DQA_331
QDA1_298/DQA_332
QDA1_299/DQA_333
QDA1_300/DQA_334
QDA1_301/DQA_335
QDA1_302/DQA_336
QDA1_303/DQA_337
QDA1_304/DQA_338
QDA1_305/DQA_339
QDA1_306/DQA_340
QDA1_307/DQA_341
QDA1_308/DQA_342
QDA1_309/DQA_343
QDA1_310/DQA_344
QDA1_311/DQA_345
QDA1_312/DQA_346
QDA1_313/DQA_347
QDA1_314/DQA_348
QDA1_315/DQA_349
QDA1_316/DQA_350
QDA1_317/DQA_351
QDA1_318/DQA_352
QDA1_319/DQA_353
QDA1_320/DQA_354
QDA1_321/DQA_355
QDA1_322/DQA_356
QDA1_323/DQA_357
QDA1_324/DQA_358
QDA1_325/DQA_359
QDA1_326/DQA_360
QDA1_327/DQA_361
QDA1_328/DQA_362
QDA1_329/DQA_363
QDA1_330/DQA_364
QDA1_331/DQA_365
QDA1_332/DQA_366
QDA1_333/DQA_367
QDA1_334/DQA_368
QDA1_335/DQA_369
QDA1_336/DQA_370
QDA1_337/DQA_371
QDA1_338/DQA_372
QDA1_339/DQA_373
QDA1_340/DQA_374
QDA1_341/DQA_375
QDA1_342/DQA_376
QDA1_343/DQA_377
QDA1_344/DQA_378
QDA1_345/DQA_379
QDA1_346/DQA_380
QDA1_347/DQA_381
QDA1_348/DQA_382
QDA1_349/DQA_383
QDA1_350/DQA_384
QDA1_351/DQA_385
QDA1_352/DQA_386
QDA1_353/DQA_387
QDA1_354/DQA_388
QDA1_355/DQA_389
QDA1_356/DQA_390
QDA1_357/DQA_391
QDA1_358/DQA_392
QDA1_359/DQA_393
QDA1_360/DQA_394
QDA1_361/DQA_395
QDA1_362/DQA_396
QDA1_363/DQA_397
QDA1_364/DQA_398
QDA1_365/DQA_399
QDA1_366/DQA_400
QDA1_367/DQA_401
QDA1_368/DQA_402
QDA1_369/DQA_403
QDA1_370/DQA_404
QDA1_371/DQA_405
QDA1_372/DQA_406
QDA1_373/DQA_407
QDA1_374/DQA_408
QDA1_375/DQA_409
QDA1_376/DQA_410
QDA1_377/DQA_411
QDA1_378/DQA_412
QDA1_379/DQA_413
QDA1_380/DQA_414
QDA1_381/DQA_415
QDA1_382/DQA_416
QDA1_383/DQA_417
QDA1_384/DQA_418
QDA1_385/DQA_419
QDA1_386/DQA_420
QDA1_387/DQA_421
QDA1_388/DQA_422
QDA1_389/DQA_423
QDA1_390/DQA_424
QDA1_391/DQA_425
QDA1_392/DQA_426
QDA1_393/DQA_427
QDA1_394/DQA_428
QDA1_395/DQA_429
QDA1_396/DQA_430
QDA1_397/DQA_431
QDA1_398/DQA_432
QDA1_399/DQA_433
QDA1_400/DQA_434
QDA1_401/DQA_435
QDA1_402/DQA_436
QDA1_403/DQA_437
QDA1_404/DQA_438
QDA1_405/DQA_439
QDA1_406/DQA_440
QDA1_407/DQA_441
QDA1_408/DQA_442
QDA1_409/DQA_443
QDA1_410/DQA_444
QDA1_411/DQA_445
QDA1_412/DQA_446
QDA1_413/DQA_447
QDA1_414/DQA_448
QDA1_415/DQA_449
QDA1_416/DQA_450
QDA1_417/DQA_451
QDA1_418/DQA_452
QDA1_419/DQA_453
QDA1_420/DQA_454
QDA1_421/DQA_455
QDA1_422/DQA_456
QDA1_423/DQA_457
QDA1_424/DQA_458
QDA1_425/DQA_459
QDA1_426/DQA_460
QDA1_427/DQA_461
QDA1_428/DQA_462
QDA1_429/DQA_463
QDA1_430/DQA_464
QDA1_431/DQA_465
QDA1_432/DQA_466
QDA1_433/DQA_467
QDA1_434/DQA_468
QDA1_435/DQA_469
QDA1_436/DQA_470
QDA1_437/DQA_471
QDA1_438/DQA_472
QDA1_439/DQA_473
QDA1_440/DQA_474
QDA1_441/DQA_475
QDA1_442/DQA_476
QDA1_443/DQA_477
QDA1_444/DQA_478
QDA1_445/DQA_479
QDA1_446/DQA_480
QDA1_447/DQA_481
QDA1_448/DQA_482
QDA1_449/DQA_483
QDA1_450/DQA_484
QDA1_451/DQA_485
QDA1_452/DQA_486
QDA1_453/DQA_487
QDA1_454/DQA_488
QDA1_455/DQA_489
QDA1_456/DQA_490
QDA1_457/DQA_491
QDA1_458/DQA_492
QDA1_459/DQA_493
QDA1_460/DQA_494
QDA1_461/DQA_495
QDA1_462/DQA_496
QDA1_463/DQA_497
QDA1_464/DQA_498
QDA1_465/DQA_499
QDA1_466/DQA_500
QDA1_467/DQA_501
QDA1_468/DQA_502
QDA1_469/DQA_503
QDA1_470/DQA_504
QDA1_471/DQA_505
QDA1_472/DQA_506
QDA1_473/DQA_507
QDA1_474/DQA_508
QDA1_475/DQA_509
QDA1_476/DQA_510
QDA1_477/DQA_511
QDA1_478/DQA_512
QDA1_479/DQA_513
QDA1_480/DQA_514
QDA1_481/DQA_515
QDA1_482/DQA_516
QDA1_483/DQA_517
QDA1_484/DQA_518
QDA1_485/DQA_519
QDA1_486/DQA_520
QDA1_487/DQA_521
QDA1_488/DQA_522
QDA1_489/DQA_523
QDA1_490/DQA_524
QDA1_491/DQA_525
QDA1_492/DQA_526
QDA1_493/DQA_527
QDA1_494/DQA_528
QDA1_495/DQA_529
QDA1_496/DQA_530
QDA1_497/DQA_531
QDA1_498/DQA_532
QDA1_499/DQA_533
QDA1_500/DQA_534
QDA1_501/DQA_535
QDA1_502/DQA_536
QDA1_503/DQA_537
QDA1_504/DQA_538
QDA1_505/DQA_539
QDA1_506/DQA_540
QDA1_507/DQA_541
QDA1_508/DQA_542
QDA1_509/DQA_543
QDA1_510/DQA_544
QDA1_511/DQA_545
QDA1_512/DQA_546
QDA1_513/DQA_547
QDA1_514/DQA_548
QDA1_515/DQA_549
QDA1_516/DQA_550
QDA1_517/DQA_551
QDA1_518/DQA_552
QDA1_519/DQA_553
QDA1_520/DQA_554
QDA1_521/DQA_555
QDA1_522/DQA_556
QDA1_523/DQA_557
QDA1_524/DQA_558
QDA1_525/DQA_559
QDA1_526/DQA_560
QDA1_527/DQA_561
QDA1_528/DQA_562
QDA1_529/DQA_563
QDA1_530/DQA_564
QDA1_531/DQA_565
QDA1_532/DQA_566
QDA1_533/DQA_567
QDA1_534/DQA_568
QDA1_535/DQA_569
QDA1_536/DQA_570
QDA1_537/DQA_571
QDA1_538/DQA_572
QDA1_539/DQA_573
QDA1_540/DQA_574
QDA1_541/DQA_575
QDA1_542/DQA_576
QDA1_543/DQA_577
QDA1_544/DQA_578
QDA1_545/DQA_579
QDA1_546/DQA_580
QDA1_547/DQA_581
QDA1_548/DQA_582
QDA1_549/DQA_583
QDA1_550/DQA_584
QDA1_551/DQA_585
QDA1_552/DQA_586
QDA1_553/DQA_587
QDA1_554/DQA_588
QDA1_555/DQA_589
QDA1_556/DQA_590
QDA1_557/DQA_591
QDA1_558/DQA_592
QDA1_559/DQA_593
QDA1_560/DQA_594
QDA1_561/DQA_595
QDA1_562/DQA_596
QDA1_563/DQA_597
QDA1_564/DQA_598
QDA1_565/DQA_599
QDA1_566/DQA_600
QDA1_567/DQA_601
QDA1_568/DQA_602
QDA1_569/DQA_603
QDA1_570/DQA_604
QDA1_571/DQA_605
QDA1_572/DQA_606
QDA1_573/DQA_607
QDA1_574/DQA_608
QDA1_575/DQA_609
QDA1_576/DQA_610
QDA1_577/DQA_611
QDA1_578/DQA_612
QDA1_579/DQA_613
QDA1_580/DQA_614
QDA1_581/DQA_615
QDA1_582/DQA_616
QDA1_583/DQA_617
QDA1_584/DQA_618
QDA1_585/DQA_619
QDA1_586/DQA_620
QDA1_587/DQA_621
QDA1_588/DQA_622
QDA1_589/DQA_623
QDA1_590/DQA_624
QDA1_591/DQA_625
QDA1_592/DQA_626
QDA1_593/DQA_627
QDA1_594/DQA_628
QDA1_595/DQA_629
QDA1_596/DQA_630
QDA1_597/DQA_631
QDA1_598/DQA_632
QDA1_599/DQA_633
QDA1_600/DQA_634
QDA1_601/DQA_635
QDA1_602/DQA_636
QDA1_603/DQA_637
QDA1_604/DQA_638
QDA1_605/DQA_639
QDA1_606/DQA_640
QDA1_607/DQA_641
QDA1_608/DQA_642
QDA1_609/DQA_643
QDA1_610/DQA_644
QDA1_611/DQA_645
QDA1_612/DQA_646
QDA1_613/DQA_647
QDA1_614/DQA_648
QDA1_615/DQA_649
QDA1_616/DQA_650
QDA1_617/DQA_651
QDA1_618/DQA_652
QDA1_619/DQA_653
QDA1_620/DQA_654
QDA1_621/DQA_655
QDA1_622/DQA_656
QDA1_623/DQA_657
QDA1_624/DQA_658
QDA1_625/DQA_659
QDA1_626/DQA_660
QDA1_627/DQA_661
QDA1_628/DQA_662
QDA1_629/DQA_663
QDA1_630/DQA_664
QDA1_631/DQA_665
QDA1_632/DQA_666
QDA1_633/DQA_667
QDA1_634/DQA_668
QDA1_635/DQA_669
QDA1_636/DQA_670
QDA1_637/DQA_671
QDA1_638/DQA_672
QDA1_639/DQA_673
QDA1_640/DQA_674
QDA1_641/DQA_675
QDA1_642/DQA_676
QDA1_643/DQA_677
QDA1_644/DQA_678
QDA1_645/DQA_679
QDA1_646/DQA_680
QDA1_647/DQA_681
QDA1_648/DQA_682
QDA1_649/DQA_683
QDA1_650/DQA_684
QDA1_651/DQA_685
QDA1_652/DQA_686
QDA1_653/DQA_687
QDA1_654/DQA_688
QDA1_655/DQA_689
QDA1_656/DQA_690
QDA1_657/DQA_691
QDA1_658/DQA_692
QDA1_659/DQA_693
QDA1_660/DQA_694
QDA1_661/DQA_695
QDA1_662/DQA_696
QDA1_663/DQA_697
QDA1_664/DQA_698
QDA1_665/DQA_699
QDA1_666/DQA_700
QDA1_667/DQA_701
QDA1_668/DQA_702
QDA1_669/DQA_703
QDA1_670/DQA_704
QDA1_671/DQA_705
QDA1_672/DQA_706
QDA1_673/DQA_707
QDA1_674/DQA_708
QDA1_675/DQA_709
QDA1_676/DQA

<20> M_DA[63..0] M_DA[63..0]
 <20> M_MA[13..0] M_MA[13..0]
 <20> M_DQM[7..0] M_DQM[7..0]
 <20> M_DQS[7..0] M_DQS[7..0]
 <20> M_DQS# [7..0] M_DQS# [7..0]







ref 139-02 recommend
 add off page
 Park SCL recommend pu
 60.4 ohm to 1.5VGS#619 update





VRAM P/N :
 Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38!)
 Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646E-HC11 FBGA C38!)
 update VRAM PN 0619 update

Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	SeymourXT-S3 DDR3 VRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C Document Number VAU55 LA9001P M/B Rev 0.3
Date: Friday, May 25, 2012				Sheet 21 of 50


Will @ U4 after DVT





Will mount R200, @ L171, C238, C239 after DVT



Panel PWM




Vendor advise reserve it
(We delete the 0ohm path between ENBKL_R & TL_BKOFF#)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				VAUSS LA9001P M/B
				Rev 0.3
				Date: Friday, May 25, 2012
				Sheet 22 of 50


LCD POWER CIRCUIT




CMOS Camera



VGA LCD/PANEL BD. Conn.



change to EC control ,
due to FCH only 16 level








Security Classification	Compal Secret Data		Title	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.3
Date: Thursday, May 31, 2012				Sheet 23 of 50

Compal Electronics, Inc.

LVDS/CAMERA

VAUSS LA9001P M/B




Security Classification	Compal Secret Data			Compal Electronics, Ltd.		
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI CONN		
				Document Number		
				VAUSS LA9001P M/B		
Date: Friday, May 25, 2012				Sheet	24	of 50
				Rev	0.3	

Mini-Express Card for WLAN/WiMAX(Half)

www.laptopblue.vn

Mini-Express Card(WLAN/WiMAX)




Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.

LPC_FRAME#_R	R251	1	2	0.0402_5%	LPC_FRAME#	LPC_FRAME#	<10,31>
LPC_AD3_R	R252	1	2	0.0402_5%	LPC_AD3	LPC_AD3	<10,31>
LPC_AD2_R	R253	1	2	0.0402_5%	LPC_AD2	LPC_AD2	<10,31>
LPC_AD1_R	R254	1	2	0.0402_5%	LPC_AD1	LPC_AD1	<10,31>
LPC_AD0_R	R255	1	2	0.0402_5%	LPC_AD0	LPC_AD0	<10,31>
CLK_RST#_R	R256	1	2	0.0402_5%	APU_PCIE_RST#	CLK_PCIE_DB	<10>











Mini-Express Card for SSD(Full)

Mini-Express Card(WWAN/SSD)


SSD Active:4.5W(1.5A)




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2012/01/15	Deciphered Date		2013/01/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Mini-Card		
					Size	Document Number	Rev
					VAUS LA9001P M/B		
					Date:	Thursday, May 31, 2012	Sheet 25 of 50



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title	LAN-RTL8111F/8105E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number VAUS5 LA9001P M/B
				Date: Tuesday, May 29, 2012	Rev 0.3
				Sheet 26 of 50	




Place Close to T71




Place Close to T72

D34/D35
1'S PN:SC300001G00
2'S PN:SC300002E00







Place Close to T71,T72




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title	LAN_Transformer
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Rev
				Friday, May 25, 2012	0.3
				Sheet	27 of 50

SMSC thermal sensor
placed near by VRAM




REMOTE1,2+/-:
Trace width/space:10/10 mil
Trace length:<8"

FAN1 Conn




Screw Hole





Security Classification	Compal Secret Data			Compal Electronics,Ltd.	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title Fintek-Thermal IC/FAN/screw	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.3
				Date: Friday, May 25, 2012	
				Sheet	28 of 50




SATA HDD Conn.




Security Classification		Compal Secret Data		Title	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	HDD Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VAUSS LA9001P M/B	0.3
				Date: Friday, May 25, 2012	Sheet 29 of 50




Pin Assignment	Location	Function
SPK-OUT (Pin40/41/44/45)	Internal	Int Speaker
Capless HP-OUT (Pin32/33)	External	Headphone out
MIC1 (Pin21/22)	External	Mic in








Security Classification		Compal Secret Data		Compal Electronics, Inc. BIOS & EC I/O Port			
Issued Date	2012/01/15	Deciphered Date	2013/01/15	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	VAUS5 LA9001P M/B	0.3	
				Date:	Friday, May 25, 2012	Sheet	31 of 50



follow AMD interlock suggestion




Place TX AC coupling Cap (C1309,C1310) . Close to connector




Security Classification		Compal Secret Data For EMI request		Title	
Issued Date	2012/01/15	Deciphered Date	2013/01/15	USB3.0 ports	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VAUS5 LA9001P M/B	0.3
Date: Thursday, May 31, 2012				Sheet	33 of 50


+5VALW TO +5VS







+3VALW TO +3VS





+1.5V_IO to +1.5VS R205 for power consumption easily rework



+1.1VALW to +1.1VS




Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/30	Deciphered Date	2013/06/30			Title	DC-DC INTERFACE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size	Document Number	Rev
						Custom	VAU55 LA9001P M/B	0.3
						Date:	Friday, May 25, 2012	Sheet 34 of 50




RTC Battery


Security Classification		Compal Secret Data		Compal Electronics, Inc. PWR DCIN / Vin Detector /Pre-charge	
Issued Date	2011/10/12	Deciphered Date	2013/10/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				REAL Document Number LA9001P	Rev 0.1
				Date: Friday, May 25, 2012	Sheet 35 of 48



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev
			LA9001P	0.1
Date:	Friday, May 25, 2012	Sheet	37	of 48





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/10/12	Deciphered Date	2013/10/12	Title	3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA9001P	0.1
				Date:	Friday, May 25, 2012	Sheet 38 of 48







STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Note: S3 - sleep ; S5 - power off









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/10/12	Deciphered Date	2013/10/12	Title	PWR - PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, May 25, 2012
				Sheet	44 of 48
				Rev	0.1

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

VAUS5 HW PIR List


NO	DATE	PAGE	MODIFICATION LIST	PURPOSE	NOTE
1	3/22	26	Change C1204, C1205 from SE071120JN0 to SE071120J80	SE071120JN0 is for A58 only	
2	3/22	27	Modify DL2 from @ to GAS@	For Gastube BOM control	
3	3/22	12	Delete FCH_SEL BOM control	AMD formal announce FP2 only support A70M3	
4	3/22	10	Delete U2 A60MR1 BOM control	AMD formal announce FP2 only support A70M3	
5	3/22	12	Change R117 from PX@ to @, change R155 from @ to always mount	Clock request from GPU will not meet power sequence	
6	3/22	12	Change R1606, R1607 from USBL2@ to @, change R1610, R1611 from USBL3@ to always mount	AMD formal announce FP2 only support A70M3	
7	3/26	10	Change GPIO31 pull high from +3VALW to +3VS	This GPIO pin is Core power rail	
8	4/2	07	Add R215 to pull high +1.5V_APU & @ R36	AMD suggest	
9	4/6	24	Add C1223 1000p	For EMI	
10	4/6	33	Add C1224 1000p	For EMI	
11	4/6	26	Change C1204, C1205 from 12p to 15p	For Vendor tuning value	
12	4/6	16	Change C341, C350 from 15p to 8.2p	For Vendor tuning value	
13	4/6	33	Swap D45	For layout	
14	4/9	31	Change R1564 from 33k to 18k	DVT Board ID	
15	4/9	30	Swap JSPK1	For swap speaker cable	
16	4/9	31	Add VSB_ON on GPIO127	For S5 power saving	
17	4/11	29	Change R1527 to R-short	For cost down	
18	4/11	31	Change R1580, R1586 to R-short	For cost down	
19	4/11	13	Change R167 to R-short	For cost down	
20	4/11	31	Change R1591 to always mount	For MainPowerON power control	
21	4/11	7	Change R51, R52 to R-short	For cost down	
22	4/11	12	Change R1610, R1611 to R-short	For cost down	
23	4/11	17	Change R400 to R-short	For cost down	
24	4/11	22	Mount R200, @ L171, C238, C239	For LVDS Translator 1.2 power rail	
25	4/11	26	Change R1515, R1508 to R-short	For cost down	
26	4/11	27	Delete J17, J19	For LAN surge solution change	
27	4/12	5	Change A6, A10 APU R1 PN	From PC sample to PR sample	
28	4/13	17,19	Change BIF_VDDC to VGA_CORE and move C343 to Page 19	For PX5 only	
29	4/16	27	Change CHASSIS2_GND to GND & CHASSIS1_GND	For common LAN surge solution	
30	4/17	33	Mount L43, L44, L45, @ R1605, R1608, R1609, R1612, R1613, R1616	For EMI (USB3.0 choke)	
31	4/17	32	Add L50, L51, L52 @ R1614, R1615, R1619, R1624, R1625, R1626	For EMI (USB2.0 choke from SB to MB)	
32	4/17	30	Change R937, R1548 from 0 ohm to L172, L173 300ohm Bead	For EMI (DMIC DATA , CLK)	
33	4/17	7	Change R26,R28 from 1k to 10k	For APU_SIC, SID 0'C shut down issue workaround	
34	4/18	7	Change back R26,R28 from 10k to 1k, and mount C5988	For APU_SIC, SID 0'C shut down issue	


VAUS5 HW PIR List

www.laptopblue.vn

SIV TO SIT

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE	NOTE
1	5/11	16	Change Q64 from SB00000E010 to SB00000DH00	For BOM reduce	
2	5/11	23	Reserve R1466	For factory requirement to prevent DISPOFF# damage	
3	5/11	25	Add BOM structure SSD@ for SSD function	For BOM option	
4	5/14	24	Reserve ESD component D1,D2 for HDMI signal	For HDMI hot-plug protection	
5	5/21	7 13 25 26 30	0402 R-Shot modify R24, R160, R161, R158, R163, R171, R169, R166, R1491, R1492 0603 R-Shot modify R157, R164, R170, R172, R168, R159, R1529, L35, L36 0805 R-Shot modify R162, R165, R1531	For BOM reduce	
6	5/21	31	Change R1564 from 18K to 8.2K	For Board ID change	
7	5/22	7	Change back R24 from R-shot to 0ohm		
8	5/22	24	Reserve ESD component D69 for HDMI SMBus	For APU damage when HDMI hot-plug	
9	5/24	25	Reserve R1493	For Intel 2230 WLAN Card Support	
10	5/24	20	Add VRAM Samsung 1G K4W2G1646E-BC11 strap setting	For customer request	
11	5/24	24	Un-mount D1, D2		
12	5/24	12	Change back R1610, R1611 footprint to 0ohm		
13	5/25	30	Add C83, C84 for DMIC noise issue	For EMI request	
14	5/25	27	Change DL2 PN to SCV00001D00	For customer request	
15	5/25	10 25	Add BT_OFF# for other BT combo card	For customer request	
16	5/29	26	Un-mount C1197. C1198 and mount C1200,C1203	For LAN power trace rounting	
17	5/29	7	Change Q3,Q4 PN from SB501110010 to SB501380050	For PUR request	
18	5/29	30	Change R1530 PN from SM01000D100 to SM010005X00	For PUR request	
19	5/31	23 25 32 33	Change C8244,C8245,C8246,C8247,C8248 and C8249 from 10p to 15p	For AMD suggest	





www.s-manuals.com