

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION, 2009 ALL RIGHT RESERVED.

www.laptopblue.vn

HSF Property:ROHS or Halogen-Free

15SBGT
SHARK BAY PGA

DB Build
2012.08.17


		MV	A03
		MV	A02
		PV	A01
		S12	A01
		S12	A01
21-OCT-2009		DBZ	X02
2012-5-22		DB	X01
DATE	CHANGE NO.	REV	

		EE	DATE	POWER	DATE	INVENTEC			
DRAWER						TITLE MODEL, PROJECT, FUNCTION Main Board			
DESIGN									
CHECK									
RESPONSIBLE									
SIZE=					VER.				
FILE NAME:						SIZE	CODE	DOC NUMBER	REV
PIN		XXX				C	CS	1310XXXXX-D-0	X01
						SHEET of 70			

PAGE INDEX

01	Project Name	26	PCH-4	51	PBN DB\USB DB
02	Page Index	27	PCH-5	52	GPU-1
03	Block Diagram	28	PCH-6	53	GPU-2
04	Charger	29	PCH-7	54	GPU-3
05	Battery Connector	30	PCH-8	55	GPU-4
06	P3V3A, P5V0A	31	PCH-9	56	GPU-5
07	P1V35	32	PCH-10	57	VRAM-1
08	P1V05S_PCH	33	EC ITE8527	58	VRAM-2
09	P1V5S_PCH	34	KB & LED	59	VRAM-3
10	PVCORE-1	35	EDP2LVDS	60	VRAM-4
11	PVCORE-2	36	LCM CONN	61	P3V3S_DGPU
12	PORT & EMI PART	37	HDMI	62	PVCORE_DGPU
13	P3V3S, P5V0S	38	SATA HDD	63	P1V5S_DGPU
14	Thermal & Fan	39	LAN		
15	CPU-1	40	RJ-45 CONN		
16	CPU-2	41	CARD READER		
17	CPU-3	42	AUDIO-1		
18	CPU-4	43	AUDIO-2		
19	CPU-5	44	AUDIO-3		
20	CPU-6	45	WLAN		
21	DDR3L-1	46	FP\TOUCH SCREEN\TP\KBBL		
22	DDR3L-2	47	G-SENSOR		
23	PCH-1	48	USB3.0 CONN		
24	PCH-2	49	USB3.0 CONN		
25	PCH-3	50	MB2DB CONN		


INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION			
INDEX			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 2 of 70			




INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 3 of 70			



CHANGE by	XXX	DATE	21-OCT-2002
-----------	-----	------	-------------



INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 5 of 70			



ACDET>0.6V = SMBUS OK
ACDET>1.8V = ADP_PRES HI
ACDET>2.4V = AC_OK TO CHARGE
ACDET>3.15V = AC_OVP


INVENTEC

TITLE	MODEL PROJECT FUNCTION
-------	------------------------


Block		Diagram	
CODE	DOC.NUMBER		R

SIZE A3	CODE CS	1310xxxxx-0-0	X
SHEET 6 of 70			

1




1



STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF(Discharge)	OFF(Discharge)	OFF(Discharge)

SHEET 8 of 70





INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01

CHANGE by XXX DATE 21-OCT-2002

SHEET 9 of 70





	37W 2 PHASE	47W 3 PHASE	57W 3 PHASE
R6646	487K	274K	274K
R6649	549K	300K	255K
R6655	178K	95K	91K
R6662	POP	DNP	DNP
R6663	POP	DNP	DNP
R6619	17.8K	25.2K	17.8K
R6629			
R6639			
R6651	2.94K	2.74K	2.94K

PS: TOTAL OUTPUT CAPACITOR IS 38X22UF (0805) WITH 1MHZ SWITCHING FREQUENCY IS DEPEND ON -2.85MV/A DROOP SPEC

	37W	47W	57W
INPUT VOLTAGE RANGE	9V TO 20V	9V TO 20V	9V TO 20V
MAX CURRENT	55A	85A	95A
THERMAL DESIGN CURRENT	21A	27A	33A
DYNAMIC CURRENT	35A	60A	60A
OVER CURRENT LEVEL	70A	105A	105A
SWITCHING FREQUENCY	1MHZ	1MHZ	1MHZ
BOOT VOLTAGE	1.7V	1.7V	1.7V
DC LOAD-LINE	1.5MOHM	1.5MOHM	1.5MOHM






INVENTEC

TITLE MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------

CHANGE by XXX DATE 21-OCT-2002


SHEET 11 of 70




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01

CHECK !













CHECK !



CHECK !

INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01

CPU
LOCATION 4500-4699
VER.01 20120808



CHECK !




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01


CPU
LOCATION 4500-4699
VER.01_20120808

GT

CLOSE TO CPU



FOR DGPU SCREW



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION

SIZE CODE DOC NUMBER REV
A3 CS 1310xxxxx-0-0 X01


CHANGE by XXX DATE 21-OCT-2002

SHEET 17 of 70

CPU
LOCATION 4500-4699
VER.01_20120808

Haswell rPGA EDS


CN4500



LOTES_AZIF0012_P001B_947P

Haswell rPGA EDS


CN4500




LOTES_AZIF0012_P001B_947P

CN4500
6026B0231701


M3 : CHANNEL A DQ



M3 : CHANNEL B DQ



M3 : 2 CHANNEL CA




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
DOC NUMBER			
1310xxxxx-0-0			
REV			
X01			
SIZE	CODE	SHEET	
A3	CS	18	of 70

CHECK! intel seems to disable CPU S3 power reduction.

Haswell rPGA EDS



INVENTEC


TITLE	MODEL PROJECT FUNCTION
-------	------------------------

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	FRONT X
------------	------------	-----------------------------	------------


SHEET 19 of 70

CPU
LOCATION 4500-4699
VER.01_20120808

Haswell rPGA EDS



Haswell rPGA EDS



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION

DOC NUMBER
1310xxxxx-0-0


REV
X01

CHANGE by XXX DATE 21-OCT-2002



SHEET 20 of 70

CPU
LOCATION 4500-4699
VER.01_20120808


Haswell rPGA EDS




500 HaswellrPGA EDS



CPU - STRAP PIN






- **CFG[1:0]:** Reserved configuration lane. A test point may be placed on the board for these lanes.
- **CFG[2]:** PCI Express* Static x16 Lane Numbering Reversal.
 - 1 = Normal operation
 - 0 = Lane numbers reversed.
- **CFG[3]: MSR Privacy Bit Feature**
 - 1 = Debug capability is determined by IA32_Debug_Interface_MSR (0xC80) bit[0] setting
 - 0 = IA32_Debug_Interface_MSR (0xC80) bit[0] default setting overridden
- **CFG[4]: eDP enable**
 - 1 = Disabled
 - 0 = Enabled
- **CFG[6:5]: PCI Express* Bifurcation:**
 - 00 = 1 x8, 2 x4 PCI Express*
 - 01 = reserved
 - 10 = 2 x8 PCI Express*
 - 11 = 1 x16 PCI Express*
- **CFG[19:7]:** Reserved configuration lanes. A test point may be placed on the board for these lanes.



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01

CH A - DIMM0, H = 8MM STD



INVENTEC




TITLE	MODEL PROJECT FUNCTION
1. Project Overview	1. Project Overview
2. Project Objectives	2. Project Objectives
3. Project Scope	3. Project Scope
4. Project Organization	4. Project Organization
5. Project Schedule	5. Project Schedule
6. Project Budget	6. Project Budget
7. Project Risks	7. Project Risks
8. Project Communication	8. Project Communication
9. Project Monitoring and Control	9. Project Monitoring and Control
10. Project Closure	10. Project Closure

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------

SHEET 22 of 70


		CN4100			
18	IN	M B A<0>	98	A0	D00 5 M B DQ<5>
18	IN	M B A<1>	97	A1	D01 7 M B DQ<4>
18	IN	M B A<2>	96	A2	D02 15 M B DQ<3>
18	IN	M B A<3>	95	A3	D03 17 M B DQ<3>
18	IN	M B A<4>	92	A4	D04 4 M B DQ<1>
18	IN	M B A<5>	91	A5	D05 6 M B DQ<0>
18	IN	M B A<6>	90	A6	D06 16 M B DQ<6>
18	IN	M B A<7>	86	A7	D07 18 M B DQ<7>
18	IN	M B A<8>	89	A8	D08 21 M B DQ<9>
18	IN	M B A<9>	85	A9	D09 23 M B DQ<8>
18	IN	M B A<10>	107	A10_AP	D00 33 M B DQ<10>
18	IN	M B A<11>	84	A11	D01 35 M B DQ<15>
18	IN	M B A<12>	83	A12	D012 22 M B DQ<13>
18	IN	M B A<13>	119	A13	D03 24 M B DQ<12>
18	IN	M B A<14>	80	A14	D03 34 M B DQ<14>
18	IN	M B A<15>	78	A15	D016 36 M B DQ<11>
18	IN	M B BS0	109	BA0	D016 39 M B DQ<17>
18	IN	M B BS1	108	BA1	D018 51 M B DQ<19>
18	IN	M B BS2	79	BA2	D018 53 M B DQ<18>
18	IN	M CS#2	114	SA0	D020 40 M B DQ<20>
18	IN	M CS#3	121	SA1	D021 42 M B DQ<21>
18	IN	M CLK_DDR2 DP 101	CH0	D022 50 M B DQ<23>	
18	IN	M CLK_DDR3 DN 102	CH0	D023 52 M B DQ<25>	
18	IN	M CLK_DDR3 DP 103	CH1	D024 57 M B DQ<25>	
18	IN	M CLK_DDR3 DN 104	CH14	D025 59 M B DQ<24>	
18	IN	M CKE2	73	CKE0	D026 67 M B DQ<27>
18	IN	M CKE3	74	CKE1	D027 69 M B DQ<26>
18	IN	M B CAS#	115	CAS#	D028 56 M B DQ<29>
18	IN	M B RAS#	110	RAS#	D029 58 M B DQ<28>
18	IN	M B WE#	197	WE#	D030 68 M B DQ<30>
23	IN	SA0 DIM1	201	SA0	D030 70 M B DQ<31>
23	IN	SA1 DIM1	201	SA1	D032 129 M B DQ<33>
22	IN	PCH_3S_SMLCK	202	SCL	D033 131 M B DQ<32>
22	IN	PCH_3S_SMDAT	200	SDA	D034 141 M B DQ<35>
					D035 143 M B DQ<34>
18	IN	M ODT2	116	ODT0	D036 130 M B DQ<36>
18	IN	M ODT3	120	ODT1	D037 132 M B DQ<37>
					D038 140 M B DQ<39>
					D039 142 M B DQ<38>
					D040 147 M B DQ<44>
					D041 149 M B DQ<41>
					D042 157 M B DQ<42>
					D043 159 M B DQ<43>
					D044 146 M B DQ<40>
					D045 148 M B DQ<45>
					D046 158 M B DQ<47>
					D047 160 M B DQ<46>
					D048 163 M B DQ<52>
					D049 165 M B DQ<53>
					D050 175 M B DQ<50>
					D051 177 M B DQ<51>
					D052 164 M B DQ<48>
					D053 166 M B DQ<49>
					D054 174 M B DQ<55>
					D055 176 M B DQ<54>
					D056 181 M B DQ<56>
					D057 183 M B DQ<57>
					D058 191 M B DQ<63>
					D059 183 M B DQ<62>
					D060 180 M B DQ<60>
					D061 182 M B DQ<61>
					D062 192 M B DQ<58>
					D063 194 M B DQ<59>

CN4100
6026B0223701



TITLE			
MODEL,PROJECT,FUNCTION			
		Block	Diagram
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 23 of 70			

P3V3_RTC



INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		24	of 70




SHEET 25 of 70

VFM5302-3192 PIN ASSIGNMENTS

Pin Number	Signal Name	Test Point
1	3.3V _{cc}	TP3
2	DP	TP1
3	DM	TP2
4	GND	TP4
5	GND	TP4
6	5V _{cc}	TP6

Figure 4 - Connector Pin-out

REF #486713 INTEL SBY DG V1.0



power rail -> DSW :

SLP_A#

SLP_S3#

SLP_S4#

SLP_SUS#

SLP_LAN#

SLP_WLAN#/GPIO29

GPIO27

PWRBTN#


WAKE#

ACPRESENT/GPIO31

BATTLOW#/GPIO72


VCCDSW3_3

LAN_PHY_PWR_CTRL/GPIO12




INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01





CHANGE by	XXX	DATE	21-OCT-2002
-----------	-----	------	-------------



GPIO36	RSVD	Rising edge of PWROK	This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.
SATA3GP/GPIO37	TLS Confidentiality	Rising edge of PWROK pin	Low = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel ME Crypto TLS cipher suite with confidentiality This signal has a weak internal pull-down. NOTES: 1. A strong pull-up may be needed for GPIO functionality 2. This signal must be pulled up to support Intel AMT with TLS. Intel ME configuration parameters also need to be set correctly to enable TLS.

UMA



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01



8	7	6	5	4	3	2	
---	---	---	---	---	---	---	--

The diagram illustrates a circuit for connecting 10 push buttons to a P3V3A power source. Each button is connected to a specific pin (BOARD_ID0 to BOARD_ID5 and GPIO14 IN) and a common ground. The circuit includes 210K resistors and 5% tolerance components.

Pin	Component	Value	Tolerance	Label
29	BOARD_ID0	R4772	1	210K 5% 2
29	BOARD_ID1	R4781	1	210K 5% 2
29	BOARD_ID2	R4782	1	210K 5% 2
29	BOARD_ID3	R4783	1	210K 5% 2
29	BOARD_ID4	R4788	1	210K 5% 2
29	BOARD_ID5	R4790	1	210K 5% 2
29	GPIO14 IN	R4770	1	210K 5% 2
29	BOARD_ID0	R4778	1	210K 5% 2 DY
29	BOARD_ID1	R4779	1	210K 5% 2 DY
29	BOARD_ID2	R4780	1	210K 5% 2 DY
29	BOARD_ID3	R4773	1	210K 5% 2 DY
29	BOARD_ID4	R4776	1	210K 5% 2 DY
29	BOARD_ID5	R4777	1	210K 5% 2 DY






TITLE	MODEL PROJECT FUNCTION
1. Project Overview	1. Project Overview
2. Project Objectives	2. Project Objectives
3. Project Scope	3. Project Scope
4. Project Organization	4. Project Organization
5. Project Schedule	5. Project Schedule
6. Project Budget	6. Project Budget
7. Project Risk Management	7. Project Risk Management
8. Project Communication	8. Project Communication
9. Project Monitoring and Control	9. Project Monitoring and Control
10. Project Closure	10. Project Closure

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	FRONT X
------------	------------	-----------------------------	------------

SHEET 36 of 36

CHANGE by	XXX	DATE	21-OCT-2002
-----------	-----	------	-------------

UMA DELETE




INVENTEC

TITLE	MODEL PROJECT FUNCTION
1. Project Overview	1. Project Overview
2. Project Objectives	2. Project Objectives
3. Project Scope	3. Project Scope
4. Project Organization	4. Project Organization
5. Project Schedule	5. Project Schedule
6. Project Budget	6. Project Budget
7. Project Risks	7. Project Risks
8. Project Communication	8. Project Communication
9. Project Monitoring and Control	9. Project Monitoring and Control
10. Project Closure	10. Project Closure

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	FRONT X
------------	------------	-----------------------------	------------

SHEET 30 of 70




INVENTEC

TITLE	MODEL,PROJECT,FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REVISION X
------------	------------	-----------------------------	---------------

SHEET 31 of 70

V3.3 _{SS} (3.3V)		USB3: AJ30, AJ32
		USB2: R24, R26, R28, U26
		Sus: R20, R22
		AZALIA: A26
		RTC: K8





INVENTEC

TITLE	MODEL PROJECT FUNCTION
1. Project Overview	1. Project Overview
2. Project Objectives	2. Project Objectives
3. Project Scope	3. Project Scope
4. Project Organization	4. Project Organization
5. Project Schedule	5. Project Schedule
6. Project Budget	6. Project Budget
7. Project Risks	7. Project Risks
8. Project Communication	8. Project Communication
9. Project Monitoring and Control	9. Project Monitoring and Control
10. Project Closure	10. Project Closure

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	R X
------------	------------	-----------------------------	--------

CHANGE by	XXX	DATE	21-OCT-2002
-----------	-----	------	-------------

SHEET 32 of 70




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01



SHEET 35 of 70

ENTIRE TRACE OF PANEL VCC SHOULD BE WIDER THAN 80-MIL



ENTIRE TRACE OF PANEL VCC SHOULD BE WIDER THAN 80-MIL

www.laptopblue.vn



P/N : 6012B0275014





WEBCAM

P/N : 6012B0073304

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION LVDS			
SIZE C	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 37 of 70			

HDMI

Location 3150 ~ 3199
Ver.02_20120809

Location	Part number	Factory	Manufacturer Part No	Marking
D300	1ST : 6011A0026801	DIODES	D-BAT54-7	KL1
	2nd : 60110GA0367T	NXP	BAT54	
Q300	1ST : 6015B0124601	NXP	2N7002P	LWx
Q301	2nd : 6015B0140901	DIODES	DMN65D8L-7	MM6
U301	1ST : 6019B0932401	MXIC	MX25L512EMI-10G	
512KB	2nd : 6019B0816001	ATMEL	AT25F512B-SSH-T	
U301	1ST : 6019B1016101	WINBOND	W25Q32FVSSIG	
4MB	2nd : 6019B0794701	MXIC	MX25L3206EM2I-12G	

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION

HDMI_CONN

SIZE A3 CODE CS DOC NUMBER 1310xxxx-0-0 REV X01

CHANGE by XXX

DATE 21-OCT-2002


SHEET 38 of 70

SATA HDD


Location 1700 ~ 1749

mSATA
Location 1950 ~ 1999
Ver.01_20120808

SATA HDD CABLE CONN on MB




mSATA CONN



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
SATA HDD & SATA ODD			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01



INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION			
CARD READER			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01

AUDIO-1

CODEC

LOCATION: 500-549
VER.02_20120815



DVDD 0.025AMP
AVDD 0.06AMP
PVDD 0.01.3AMP




AUDIO (AMP) 550-599

AUDIO-2 CODEC

LOCATION: 550-599
VER.02_20120815



AU_SMBUS



Location	Part number	Factory	Manufacturer Part No	Marking
Q9401	1st : 6015B0122001	DIODES	DMP2305U	23P
	2nd : 6015B0122901	TOSHIBA	SSM3J327R	KFG
L9401	1st : 6014B0200401	TAI-TECH	SWF2520CF-2R2M-R15	
	2nd : 6014B0190301	CYNTEC	PHI25201B-2R2MS	
X9401	1st : 6018B0060301	EPSON	FA-238G	2500M
	2nd : 6018B0054701	TXC	7V25000014	T250

INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01

AUDIO (AMP) 550-599


AUDIO-3

CODEC


LOCATION: 550-599
VER.02_20120815




SUBWOOFER



REAR SPEAKER




REAR SPEAKER



TI TPA3111D1 (HP PART NUMBER HPA00836PWPR)

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
DOC NUMBER			
1310xxxxx-0-0			
REV			
X01			
SIZE	CODE	SHEET	
A3	CS	43 of 70	




Location	Part number	Factory	Manufacturer Part No	Marking
D1300	1st : 6011A0026801	DIODES	D-BAT54-7	KL1
	2nd : 60110GA0367T	NXP	BAT54	
Q1301	1st : 6015B0110701	TOSHIBA	SSM3K7002BFU	NM
	2nd : 6015B0142901	DIODES	DMN65D8LW-7	MM3
Q1300	1st : 6015B0122001	DIODES	DMP2305U	23P
	2nd : 6015B0122901	TOSHIBA	SSM3J327R	KFG


INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION WLAN & BT			
SIZE	CODE	DOC.NUMBER	R
		1310xxxxx-0-0	X


TouchPad Module CONN




POWER BUTTON CONN ON MB




FOR CPU



FOR FAN




For MB






PCB 0-49


FOR PCH



For MB




MB CONNECTOR TO AUB



INVENTEC

TITLE			
MODEL PROJECT,FUNCTION			
POWER BUTTON			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01

HARDDRIVE PROTECTION







Location	Part number	Factory	Manufacturer Part No
Q1002	1ST : 6015B0122001	DIODES	DMP2305U
	2nd : 6015B0122901	TOSHIBA	SSM3J327R

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET		47 of 70	

Location	Part number	Factory	Manufacturer Part No	Color
D9400	6011B0115101	EVERLIGHT	T3D_CP1Q2B12Y_2C	White
D9401	6011B0101001	EVERLIGHT	S2C_AL1M2VY_3C	Amber



USB CHARGING TPS2546
PN: 6019B1035901


INVENTEC			
TITLE			
MODEL PROJECT FUNCTION			
USB 3.0 CONN & M/B TO D/B CONN			
DOC NUMBER			
1310xxxxx-0-0			
REV			
X01			
SIZE	CODE	SHEET 48 of 70	
A3	CS		

AUB BOARD


INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01


USB 3.0 CONN



USB 3.0 CONNN




POWER BUTTON BOARD




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
C	CS	1310xxxxx-0-0	X01
SHEET		55	of 59

ESD BOARD 1



ESD BOARD 2



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01

GPU
Location:GPU 5000~5499 VRAM 5500~5799 GPU SWITCH 7400~7499
VER.03_20120815




NVIDIA N14P-GT GB4-128 GDDR5 35W

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
CHANGE by		xxx	DATE
			21-OCT-2002
SHEET		57	of 70

GPU

www.laptopblue.vn




INVENTEC

TITLE			
MODEL/PROJECT/FUNCTION			
GPU-1			
SIZE	CODE	DOC NUMBER	REV
1	1310	1310	1

CHANGE BY: VXX DATE: 21-OCT-2002

SHEET 38 OF 38

GPU







INVENTEC

TITLE				MODEL,PROJECT,FUNCTION			
GPU-2							
SIZE	CODE	DOC NUMBER				P	
C	CS	1310xxxxx-0-0				X	
SHEET				20		of 30	

www.laptopblue.vn



www.laptopblue.vn




www.laptopblue.com



CHANNEL A MEMORY

VENDER	DENSITY	VENDER PN	IEC PN	STRAP
SAMSUNG	128MX16	K4G20325FD-FC04	6019B0971801	0x5
HYNIX	128MX16	H5GQ2H24AFR-T2C	6019B0971701	0x4





INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION VRAM1 & VRAM2			
SIZE C	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV X01
SHEET 63 of 70			

GDDR5-A-H



VENDER	DENSITY	VENDER PN	IEC PN	STRAP
SAMSUNG	128MX16	K4G20325FD-FC04	6019B0971801	0x5
HYNIX	128MX16	H5GQ2H24AFR-T2C	6019B0971701	0x4





INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION VRAM1 & VRAM2			
SIZE C	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 64 of 70			

GDDR5-B-L




VENDER	DENSITY	VENDER PN	IEC PN	STRAP
SAMSUNG	128MX16	K4G20325FD-FC04	6019B0971801	0x5
HYNIX	128MX16	H5GQ2H24AFR-T2C	6019B0971701	0x4



INVENTEC


TITLE			
MODEL,PROJECT,FUNCTION VRAM1 & VRAM2			
SIZE C	CODE CS	DOC NUMBER 1310xxxxx-0-0	
SHEET 65 of 70			

GDDR5-B-H




CHANNEL B MEMORY

VENDER	DENSITY	VENDER PN	IEC PN	STRAP
SAMSUNG	128MX16	K4G20325FD-FC04	6019B0971801	0x5
HYNIX	128MX16	H5GQ2H24AFR-T2C	6019B0971701	0x4



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION VRAM1 & VRAM2			
SIZE C	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV X01
SHEET 66 of 70			



INVENTEC

TITLE MODEL,PROJECT,FUNCTION
SYSTEM POWER(P1V05_LAN_M)

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------

CHANGE by XXX DATE 21-OCT-2002

SHEET 68 of 70





Figure 17. Recommended Power On Sequencing Order








Figure 18. Recommended Power Off Sequencing Order



CHECK

FOR GC6

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01

