



PAGE	Content
1	Block Diagram
2	System Setting
3	CPU(1)_DMI,PEG,FDI,CLK,MISC
4	CPU(2)_DDR3
5	CPU(3)_CFG,RSVD,GND
6	CPU(4)_PWR
7	CPU(5)_XDP
16	DDR3 SO-DIMM_0
17	DDR3 SO-DIMM_1
18	DDR3 CA_DQ VOLTAGE
19	VID controller
20	PCH_IBEX(1)SATA,IHDA,RTC,LPC
21	PCH_IBEX(2)_PCIE,CLK,SMB,PEG
22	PCH_IBEX(3)_FDI,DMI,SYS_PWR
23	PCH_IBEX(4)_DP,LVDS,CRT
24	PCH_IBEX(5)_PCI,NVRAM,USB
25	PCH_IBEX(6)CPU,GPIO,MISC
26	PCH_IBEX(7)_POWER,GND
27	PCH_IBEX(8)_POWER,GND
28	PCH_SPI ROM,OTH
29	CLK_IC93LR3197
30	EC_IT8541(1/2)
31	EC_IT8541(2/2)KB, TP
32	RST_Reset Circuit
33	LAN_AR8131
34	LAN_RJ45
35	Hybrid Switch
36	CODEC-ALC269
37	AUD_Amp & Jack
39	ESATA
40	CB_AU6433
43	CB_NewCard
44	BUG_Debug
45	CRT_LCD Panel
46	CRT_D-Sub
48	TV_HDMI
50	FAN_Fan & Sensor
51	XDD_HDD & ODD
52	USB_USB Port *2
53	MINICARD(WLAN)
54	TUN_TV Tuner
56	LED_Indicator
57	DSG_Discharge
58	PW_PROTECT
60	DC_DC & BAT Conn.
61	BT_Bluetooth
62	USB & Audio Jack BOARD
63	POWER BOARD
64	FUNCTION BOARD
65	ME_Conn & Skew Hole
68	NEC USB3.0
70	VGA_Madison
<hr/>	
80	PW_VCORE(MAX17034)
81	PW_SYSTEM(MAX17020)
82	PW_I/O_VTT_CPU&+1.1VM
83	PW_I/O_DDR & VTT& +1.8VS
84	PW_I/O_3VM & ME+VM_PWEGD
86	PW_VGFX_CORE(MAX17028)
88	PW_CHARGER(MAX17015)
90	PW_DETECT
91	PW_LOAD SWITCH
93	PW_SIGNAL
94	PW_FLOWCHART

N61Jv BLOCK DIAGRAM



PCH_IBEX GPIO				
PCH_IBEX GPIO	Use As	Signal Name	Internal & External Pull-up/down	Power
GPIO 00	GPO	NC_TP	-	+3VS
GPIO 01	GPO	NC_TP	INT TBD	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#	EXT PU	+5VS
GPIO 06	GPO	NC_TP	INT TBD	+3VS
GPIO 07	GPO	NC_TP	INT TBD	+3VS
GPIO 08	GPI	EXT_SMI#	EXT PU & INT PU	+3VSUS
GPIO 09	Native	NC_PU	EXT PU	+3VSUS
GPIO 10	Native	NC_PU	EXT PU	+3VSUS
GPIO 11	GPI	EXT_SCI#	EXT PU	+3VSUS
GPIO 12	Native	NC_TP	-	+3VSUS
GPIO 13	GPO	NC_TP	-	+3VSUS
GPIO 14	GPO	NC_PU	EXT PU	+3VSUS
GPIO 15	GPO	BT_LED	INT PD	+3VSUS
GPIO 16	GPI	DGPU_HOLD_RST#	EXT PU	+3VS
GPIO 17	GPI	DGPU_PWROK	EXT PD & INT TBD	+3VS
GPIO 18	GPI	CLKREQ1#_TV	EXT PD	+3VS
GPIO 19	GPI	SATA1GP	EXT PU	+3VS
GPIO 20	Native	CLKREQ2#_WLAN	EXT PD	+3VS
GPIO 21	GPI	SATA0GP	EXT PU	+3VS
GPIO 22	GPO	WLAN_LED	EXT PD	+3VS
GPIO 23	Native	NC_TP	INT PU	+3VS
GPIO 24	GPO	NC_TP	-	+3VSUS
GPIO 25	GPI	CLKREQ3#_NEWCARD	EXT PD	+3VSUS
GPIO 26	GPI	CLK_REQ4#_CB	EXT PD	+3VSUS
GPIO 27	GPO	NC_TP	INT WEAK PU	+3VSUS
GPIO 28	GPO	WLAN_ON#	EXT PD	+3VSUS
GPIO 29	Native	NC_TP	EXT PU(DNI)/PD(DNI)	+3VSUS
GPIO 30	GPO	ME_SusPwrDnAck	EXT PU	+3VSUS
GPIO 31	Native	ME_AC_PRESENT	EXT PU	+3VSUS
GPIO 32	GPIO	PM_CLKRUN#	EXT PU	+3VS
GPIO 33	GPI	HDA_DOCK_EN#	-	+3VS
GPIO 34	Native	NC_TP	-	+3VS
GPIO 35	GPO	SATA_CLK_REQ#	EXT PD	+3VS
GPIO 36	GPI	DGPU_PWR_EN#	EXT PU	+3VS
GPIO 37	GPI	DGPU_PRSNT#	EXT PU	+3VS
GPIO 38	GPI	PCB_ID0	EXT PD	+3VS
GPIO 39	GPI	PCB_ID1	EXT PD	+3VS
GPIO 40	Native	NC_PU	EXT PU	+3VSUS
GPIO 41	Native	NC_PU	EXT PU	+3VSUS
GPIO 42	Native	NC_PU	EXT PU	+3VSUS
GPIO 43	Native	NC_PU	EXT PU	+3VSUS
GPIO 44	Native	CLK_REQ5#	EXT PU	+3VSUS
GPIO 45	Native	NC_TP	EXT PU	+3VSUS
GPIO 46	Native	NC_TP	EXT PU	+3VSUS
GPIO 47	GPI	CLKREQ_PEG#	EXT PU	+3VSUS
GPIO 48	GPO	NC_TP	-	+3VS
GPIO 49	GPIO	PCH_TEMP_ALERT#	EXT PU	+3VS
GPIO 50	Native	PCI_REQ1#	EXT PU	+5VS
GPIO 51	Native	PCI_GNT1#	INT PU	+3VS
GPIO 52	Native	DGPU_SELECT#_R	EXT PU	+5VS
GPIO 53	GPO	DGPU_PWM_SELECT#	INT PU	+3VS
GPIO 54	Native	PCI_REQ3#	EXT PU	+5VS
GPIO 55	Native	PCI_GNT3#	INT PU	+3VS
GPIO 56	GPI	CLKREQ_GLAN#	EXT PD	+3VSUS
GPIO 57	GPO	BT_ON	EXT PU(DIODE)	+3VSUS
GPIO 58	GPIO	SML1_CLK	EXT PU	+3VSUS
GPIO 59	Native	NC_PU	EXT PU	+3VSUS
GPIO 60	Native	SML0ALERT#	EXT PU	+3VSUS
GPIO 61	Native	NC_TP	-	+3VSUS
GPIO 62	Native	NC_TP	-	+3VSUS
GPIO 63	Native	NC_TP	-	+3VSUS
GPIO 64	Native	NC_TP	INT TBD	+3VS
GPIO 65	Native	NC_TP	INT TBD	+3VS
GPIO 66	Native	NC_TP	INT TBD	+3VS
GPIO 67	Native	EDID_SELECT#	INT TBD	+3VS
GPIO 72	Native	PM_BATLOW#	EXT PU	+3VSUS
GPIO 73	Native	CLK_REQ0#	EXT PU	+3VSUS
GPIO 74	Native	SML1ALERT#	EXT PU	+3VSUS
GPIO 75	GPIO	SML1_DATA	EXT PU	+3VSUS

EC IT8541		Use As		Signal Name	
GPA0	O			PWR_LED#	
GPA1	O			CHG_LED#	
GPA2				-	
GPA3				-	
GPA4	O			LCD_BL_PWM	
GPA5	O			FAN0_PWM	
GPA6				-	
GPA7				-	
GPB0	O			BATSEL_0	
GPB1	O			BATSEL_1	
GPB2				ME_AC_PRESENT_EC	
GPB3	IO			SMB0_CLK	
GPB4	IO			SMB0_DAT	
GPB5	O			A20GATE	
GPB6	O			RCIN#	
GPB7	O			PM_RSMRST#	
GPC0				-	
GPC1	IO			SMB1_CLK	
GPC2	IO			SMB1_DAT	
GPC3	O			PM_PWRBTN#	
GPC4	I			AC_IN_OC#	
GPC5	O			OP_SD#	
GPC6	I			BAT1_IN_OC#	
GPC7	I			RFON_SW#	
GPD0	I			PWRLIMIT#	
GPD1	I			PM_SUSC#	
GPD2	I			BUF_PLT_RST#	
GPD3	O			EXT_SCI#	
GPD4	O			EXT_SMI#	
GPD5	O			LCD_BACKOFF#	
GPD6	I			FAN0_TACH	
GPD7				-	
GPE0	O			VSUS_ON	
GPE1	O			EGAD (IT8301 Address/Data connect)	
GPE2	O			EGCS (IT8301 Cycle Start connect)	
GPE3	O			EGCLK (IT8301 Clock connect)	
GPE4	I			PWR_SW#	
GPE5				-	
GPE6	I			LID_SW#	
GPE7				-	
GPF0	O			-	
GPF1				-	
GPF2	I			EXP_GATE#	
GPF3				-	
GPF4	I			TP_CLK	
GPF5	IO			TP_DAT	
GPF6	O			THRO_CPU	
GPF7	O			PCH_SPI_OV	
GPG0	I			ME_SUSPWRDNACK_EC	
GPG1	I			PM_SUSB#	
GPG2				-	
GPG6				-	
GPH0	IO			PM_CLKRUN#	
GPH1	O			GFX_VR_ON	
GPH2	O			CHG_EN	
GPH3	O			SUSC_EC#	
GPH4	O			SUSB_EC#	
GPH5	O			NUM_LED#	
GPH6	O			CAP_LED#	
GPI0				-	
GPI1	I			SUS_PWRGD	
GPI2	I			ALL_SYSTEM_PWRGD	
GPI3	I			VRM_PWRGD	
GPI4	I			PCH_TEMP_ALERT#	
GPI5	I			ALS_AD	
GPI6	I			CAP_ACK_A#	
GPI7	I			CAP_ACK_B#	
GPJ0	O			CPU_VRON	
GPJ1	O			PM_PWROK	
GPJ2	O			VSET_EC	
GPJ3	O			ISSET_EC	
GPJ4	O			TP_LED	
GPJ5				-	

EC IT8301 R1.3 removed		Use As		Signal Name	
GPIO1	I			ME_PM_SLP_M#	
GPIO1	I			ME_SusPwrDnAck	
GPIO2				-	
GPIO3				-	
GPIO4	I			ME_+VM_PWRGD	
GPIO5	I			ME_PM_SLP_LAN#	
GPIO6	O			ME_AC_PRESENT	
GPIO7				-	
GPIO8				-	
GPIO9				-	
GPIO10				-	
GPIO11				-	
GPIO12	O			ME_PWROK	
GPIO13				-	
GPIO14	O			ME_SLP_M_EC#	
GPIO15				-	
GPIO16				-	
GPIO17				-	
GPIO18				-	
GPIO19				-	
GPIO20				-	
GPIO21				-	
GPIO22				-	
GPIO23				-	
GPIO24				-	
GPIO25				-	
GPIO26				-	
GPIO27				-	
GPIO28				-	
GPIO29				-	
GPIO30				-	
GPIO31				-	
GPIO32				-	
GPIO33				-	
GPIO34				-	
GPIO35				-	
GPIO36				-	
GPIO37				-	

SM_BUS ADDRESS :

PCH Master	
SM-Bus Device	SM-Bus Address
Clock Generator(ICS9LRS3197)	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
VID Controller(ASM8272)	0011011x (36)
WiFi/WiMax	N/A
EC Master (SMB1)	
SM-Bus Device	SM-Bus Address
CPU Thermal Sensor(G781)	1001100x (9A)
VGA Thermal IC(G781-1)	1001101x (9E)

Device Identification


	CPU Thermal Sensor P/N:	component name
1st	06G023048011	G781F
S		
S		
S		
	Clock Gen P/N:	component name
1st	06G011604010	ICS9LRS3197
S		
S		
	VGA Thermal Sensor	component name
1st	06G023048020	G781-1
S		
S		

PCIE 1	Minicard TV Tuner
PCIE 2	Minicard WLAN
PCIE 3	Newcard
PCIE 4	
PCIE 5	Card reader
PCIE 6	GLAN
PCIE 7	
PCIE 8	

SATA 0	SATA HDD (1)
SATA1	SATA ODD
SATA4	SATA HDD (2)
SATA5	ESATA


USB 0	USB Port (1)
USB 1	USB Port (2)
USB 2	USB Port (3)
USB 3	USB Port (4)
USB 4	Minicard TV Tuner
USB 5	NewCard
USB 6	
USB 7	
USB 8	WLAN
USB 9	CMOS Camera
USB 10	
USB 11	
USB 12	Bluetooth
USB 13	Finger Printer

JTAG MAPPING




FDI disable: (For discrete graphic)

- 1. NC:**
FDI_TX#[0:7], FDI_TX[0:7], FDI_RX#[0:7], FDI_RX[0:7]
VCC_A, AXGSENSE, VSS, AXGSENSE
- 2. Pull-down to GND via 1K 5% resistor**
PDI_SYNC[0:1], FDI_LSYNC[0:1], FDI_INT, GFX_IMON
~15mW power saving. (DG R0.8 P.70)
- 3. Connected to GND:**
VCCAXG,
- 4. Can be connected to GND directly:**
DPLL_REF_CLK, DPLL_REF_CLK#
- 5. Connect to +V1.05S rail:**
VCCFDIPLL




DG R1.1 P.83:

On the other hand, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT signals on PCH side can be left as no connect without any power or functional impact.






R0370,R0371,R0372 near U0301


SKTOCC#:pulled to ground on processor.
may use to determine if CPU is present




DRAMPWROK: (DGU R1.52)
















		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: CH_Lin	
Size A	Project Name N61JA		Rev 1.0
Date: Wednesday, November 11, 2009		Sheet 14	of 95

		Title :	
ASUSTeK COMPUTER INC. NB6		Engineer: <i>CH_Lin</i>	
Size <i>A</i>	Project Name N61JA		Rev <i>1.0</i>
Date: <i>Wednesday, November 11, 2009</i>		Sheet <i>15</i> of <i>95</i>	



Layout Note: Place these caps near SO DIMM 0









Default M1 →



Near J1601 < 5000 mil


Near J1701 < 5000 mil







Connected to device.
Default : Clock free run. (PD 10K).
Reserve 10K PU for power saving purpose.













PCH SPI ROM




SPI FLASH TOOL CON_{3VM_SPI} **12G06100008K**




SMBUS Link device:

[M52J] SPD, CLKGEN,DEBUG,WLAN,
CPU XDP,PCH XDP,VID CONTROLLER


[G50J] FM2010,GAME LED,











EC




VGA Thermal


















AR8131 with overclock: Remove R3315
AR8121:Remove R3315





www.laptopblue.vn



For AR8131 : Remove R3309






AR8121:Remove C3328
AR8131/25MHz: Remove C3328
AR8131/48MHz: Remove C3329 C3330 X3301




07G001250010 3' 07G028075010 (3/30)

0911, change D3401 and D3402 stuff by default.










DIGITAL MOAT

www.laptopblue.vn



ANALOG MOAT


AUDIO POWER




ASUS		Title : CODEC ALC 269	
ASUSTek COMPUTER INC. NB2		Engineer: yun-feng_yan	
Size	Project Name	Rev	1.0
Custom	N61Jv		
Date: Friday, December 11, 2009		Sheet	36 of 95




INTERNAL MICROPHONE



<Variant Name>


		Title : MIC	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>yun-feng_yan</i>	
Size Custom	Project Name N61Jv		Rev 1.0
Date: Friday, December 11, 2009		Sheet	38 of 95

modify 0410




pin define



CNA 87214-2000		CNB 87214-2000
1	紅#32	1
2	白#32	2
3	銅絲#30	3
4	燈#32	4
5	白#32	5
6	銅絲#30	6
7	黑#30	7
8	棕#30	8
9	黃#32	9
10	白#32	10
11	銅絲#30	11
12X		
13	紅#32	13
14	燈#32	14
15	黃#32	15
16	綠#32	16
17	藍#30	17
18	紫#32	18
19	灰#32	19
20	白#30	20



Follow U50 IO cable



RF 预留



Pin2 internal pull-up 75K

3,7,24,30,32,33,43,53,54,68,70 BUF_PLT_RST#

AU6433-GLF:02G630001530
AU6433-GEF:02G630001521.


xD Pin-assignment

Pin#	PinName
Xd No. 0	CD
Xd No. 1	GND
Xd No. 2	R/-B
Xd No. 3	-RE
Xd No. 4	-CE
Xd No. 5	CLE
Xd No. 6	ALE
Xd No. 7	-WE
Xd No. 8	-WP
Xd No. 9	GND
Xd No. 10	D0
Xd No. 11	D1
Xd No. 12	D2
Xd No. 13	D3
Xd No. 14	D4
Xd No. 15	D5
Xd No. 16	D6
Xd No. 17	D7
Xd No. 18	VCC


MS Pin-assignment


SD Pin-assignment

Pin#	PinName	MS No.	MS PinName
SD No. 1	CD/DATA3	MS No. 1	GND
SD No. 2	CMD	MS No. 3	DATA1
SD No. 3	GND	MS No. 4	SDIO/DATA0
SD No. 4	VDD	MS No. 5	DATA2
SD No. 5	CLK	MS No. 6	INS
SD No. 6	GND	MS No. 7	DATA3
SD No. 7	DATA0	MS No. 8	SCLK
SD No. 8	DATA1	MS No. 9	VCC
SD No. 9	DATA2	MS No. 10	GND

Fix MS Duo adaptor short issue.
(SD_DAT1,SD_DAT2,XD_GND short,XD_CD# may be possible short)For AU6433-GLF: No stuff All
For AU6433-GEF: Stuff Q4000,Q4001,Q4003,R4010

Modify: 0512





Title :

HMDI Switch

ASUSTeK COMPUTER INC. NB4

Engineer: *yun-feng_yan*

Size

B

Project Name


N61Jv


Rev

1.0


Date: *Wednesday, November 11, 2009*

Sheet 41 of 95


		Title : CB_****	
ASUSTeK COMPUTER INC. NB4		Engineer: yun-feng_yan	
Size A	Project Name N61Jv		Rev 1.0
Date: Wednesday, November 11, 2009		Sheet 42 of 95	




R2.00,item L9



NewCard Header










12G161300261









RF 預留


NewCard Ejecter









		Title : <u>BUG_Debug</u>	
ASUSTek COMPUTER INC. NB4		Engineer: <u>yun-feng_yan</u>	
Size <u>Custom</u>	Project Name <u>N61Jv</u>	Rev <u>1.0</u>	
Date: <u>Friday, December 11, 2009</u>		Sheet <u>44</u>	of <u>95</u>








12G101102155

PLACE ESD Diodes near connector



		Title : Display Port	
ASUSTeK COMPUTER INC. NB4		Engineer: Yun-feng_yan	
Size A	Project Name N61Jv		Rev 1.0
Date: Wednesday, November 11, 2009		Sheet	47 of 95





Title : TV_****


ASUSTeK COMPUTER INC. NB4Engineer: Yun-feng_yan

Size A	Project Name N61Jv	Rev 1.0
-----------	-----------------------	------------

Date: Wednesday, November 11, 2009Sheet 49 of 95


CPU Thermal Sensor

PHILIP PMBS3904
Place in the center
of CPU socket.






SMBUS addr=1001100x (9A)



U5002: Remote(Local) thermal sensor, use remote mode.



PWM Fan









U5284

1	TMDS_CH1-	NCS	10	U3 U3RXDN1 R
2	TMDS_CH1+	NC4	9	U3 U3RXDP1 R
3	GND	NC3	7	U3 U3TXDN1 R
4	TMDS_CH2-	NC2	6	U3 U3TXDP1 R
5	TMDS_CH2+			


**I#P483C210-TB
X/USB3**

The diagram shows two ground symbols at the bottom, one connected to pins 3 and 5, and another connected to pins 6 and 7.



WLAN

Shirley Peak/ Echo Peak



WLAN RF Control by H/W:

H=RF disable; L=RF on.

GPIO power plane: +3VA

WLAN RF Control by S/W:

L=RF disable; H=RF on.

BUF_PLT_RST# 3,7,24,30,32,33,40,43,54,68,70

SMB_CLK_S 7,16,17,28,29,44

SMB_DAT_S 7,16,17,28,29,44

USB_PN8 24

USB_PP8 24


R1.1,item 3

12G03000052B

footprint 12G030000526
BOM 12G03000052B

R1.1,item L1


RF 预留



WLAN +3VAUX bypass capacitor:

Place 0.1UF near pin 2,24,52,39 41.


Place 10UF near +3VAUX_WLAN source side.



WLAN +1.5VS bypass capacitor:

Place 0.1UF near pin 6,28,48.

Place 10UF near +1.5VS source side.




WLAN NUT for :

Minicard spec R1.2:



Full size card= 2pcs.

Half size card= 2pcs.




13G021029050

ASUS		Title :MINICARD(WLAN)	
ASUSTeK COMPUTER INC. NB6		Engineer: Yun-feng_yan	
Size	Project Name		Rev
Custom	N61Jv		1.0
Date: Friday, December 11, 2009		Sheet 53	of 95



Module Name	Interface	Function
MC770A	USB	ATV+ DVB-T
MC872-1D	USB	DVB-T only




笛瘞龟喷ノ


N52	Design	IP
R5438	none	
R5439	none	
R5440	none	
R5441	none	
SL5403	none	
SL5404	none	
R5442	none	
R5443	none	
none	J5304	
none	H5303	
none	H5304	

箇瘻亀噴ノ


N52	Design IP
PCIE_RXN4_TV	PCIE_RXN5_TV
PCIE_RXP4_TV	PCIE_RXP5_TV
PCIE_TXN4_C	PCIE_TXN5_TV
PCIE_TXP4_C	PCIE_TXP5_TV
TV_ON_C	none
USB_PN6	USB_PN6_TV
USB_PP6	USB_PP6_TV

		Title : SIO_****	
ASUSTeK COMPUTER INC. NB4		Engineer: Yun-feng_yan	
Size A	Project Name N61Jv		Rev 1.0
Date: Wednesday, November 11, 2009		Sheet	55 of 95


For SATA LE




For Battery LED




For BT/WLAN LED




For Caps. Lock




For NUM. Lock




L-SubBoard connect




R-SubBoard connect




For PWR LED







POWER GOOD DETECTER



DC IN



BAT IN








<Variant Name>

ASUS		Title : DC & BAT IN	
ASUSTeK COMPUTER INC. NB1		Engineer: Yun-feng_yan	
Size	Project Name	N61Jv	Rev 1.0
Custom			
Date: Friday, December 11, 2009		Sheet	60 of 95

For bluetooth


Co-layout for EMI





S04169





S04168




temp_3815_gw44




0414 modify



POWER BOARD




R1.2




0118 change to P/N:14G152231000

Power LED




R2.1
ALL POWER LED
P/N change 07G015L0008A


POWER SW



Eagle Eye





A: S04172 B: S04173



temp_5824_fh05

R1.2








ADD POWER LED




FUNCTION BOARD

www.laptopblue.vn


2009/5/18 swap




Lid Switch




R2.1 LED chang 07G015L0048A




S04167



CPU (F : S04153)




GPU (G : S04170)




Modify: 0414

HOLD




Modify: 0415


A: S04148




C: S04150



E: S04152




H: S04171




Modify: 0414

K: S04157




Modify: 0415

L: S04158




M: S04159




R1.2

N: S04160





090505 Ellipse




R1.2


O: S04161




		Title : ESA_ESATA	
ASUSTeK COMPUTER INC. NB4		Engineer: Yun-feng_yan	
Size A	Project Name N61Jv		Rev 1.0
Date: Wednesday, November 11, 2009		Sheet	66 of 95

		Title : PCH_XDP, ONFI
ASUSTeK COMPUTER INC. NB4		Engineer: Yun-feng_yan
Size A	Project Name N61Jv	Rev 1.0
Date: Wednesday, November 11, 2009		Sheet 67 of 95

PCI Express Interface
trace最大線長為12.5cm(6 inches).





(1)USB3.0 Interface trace最大線長為10cm(4 inches).
(2)USB Interface differential trace tolerance =
0.12mm(5 mil).



可以接受外部輸入48MHz Clock.
若要拉板子上的Clock,
請參考USB3.0 datasheet.




www.laptoblue.vn




USB Beta

Standard Circuit	
USB3.0	uPD720200
REV.	U3_03B BETA

UPD720200
/X/UPD720200





Title : USB 3.0_NEC (2)



ASUSTeK COMPUTER INC. NB4

Engineer: *yun-feng_yan*

Size A	Project Name N61Jv	Rev 1.0
-----------	------------------------------	------------

Date: Wednesday, November 11, 2009

Sheet **69** of **95**



PCIEG_RXP[0..15] 3
PCIEG_RXN[0..15] 3
PCIEB_RXP[0..15] 3
PCIEB_RXN[0..15] 3

PCIEB_RXN15	C7045	2	0.1UF/16V	PCIEG_TXN15
PCIEB_RXP15	C7046	1	2 0.1UF/16V	PCIEG_TXP15
PCIEB_RXN14	C7047	1	2 0.1UF/16V	PCIEG_TXN14
PCIEB_RXP14	C7048	1	2 0.1UF/16V	PCIEG_TXP14
PCIEB_RXN13	C7049	1	2 0.1UF/16V	PCIEG_TXN13
PCIEB_RXP13	C7050	1	2 0.1UF/16V	PCIEG_TXP13
PCIEB_RXN12	C7051	1	2 0.1UF/16V	PCIEG_TXN12
PCIEB_RXP12	C7052	1	2 0.1UF/16V	PCIEG_TXP12
PCIEB_RXN11	C7053	1	2 0.1UF/16V	PCIEG_TXN11
PCIEB_RXP11	C7054	1	2 0.1UF/16V	PCIEG_TXP11
PCIEB_RXN10	C7055	1	2 0.1UF/16V	PCIEG_TXN10
PCIEB_RXP10	C7056	1	2 0.1UF/16V	PCIEG_TXP10
PCIEB_RXN9	C7057	1	2 0.1UF/16V	PCIEG_TXN9
PCIEB_RXP9	C7058	1	2 0.1UF/16V	PCIEG_TXP9
PCIEB_RXN8	C7059	1	2 0.1UF/16V	PCIEG_TXN8
PCIEB_RXP8	C7060	1	2 0.1UF/16V	PCIEG_TXP8
PCIEB_RXN7	C7061	1	2 0.1UF/16V	PCIEG_TXN7
PCIEB_RXP7	C7062	1	2 0.1UF/16V	PCIEG_TXP7
PCIEB_RXN6	C7063	1	2 0.1UF/16V	PCIEG_TXN6
PCIEB_RXP6	C7064	1	2 0.1UF/16V	PCIEG_TXP6
PCIEB_RXN5	C7065	1	2 0.1UF/16V	PCIEG_TXN5
PCIEB_RXP5	C7066	1	2 0.1UF/16V	PCIEG_TXP5
PCIEB_RXN4	C7067	1	2 0.1UF/16V	PCIEG_TXN4
PCIEB_RXP4	C7068	1	2 0.1UF/16V	PCIEG_TXP4
PCIEB_RXN3	C7069	1	2 0.1UF/16V	PCIEG_TXN3
PCIEB_RXP3	C7070	1	2 0.1UF/16V	PCIEG_TXP3
PCIEB_RXN2	C7071	1	2 0.1UF/16V	PCIEG_TXN2
PCIEB_RXP2	C7072	1	2 0.1UF/16V	PCIEG_TXP2
PCIEB_RXN1	C7073	1	2 0.1UF/16V	PCIEG_TXN1
PCIEB_RXP1	C7074	1	2 0.1UF/16V	PCIEG_TXP1
PCIEB_RXN0	C7075	1	2 0.1UF/16V	PCIEG_TXN0
PCIEB_RXP0	C7076	1	2 0.1UF/16V	PCIEG_TXP0

Close to U7001

U7001A

PEX_RST_N

PEX_CLKREQ_N

PEX_TSTCLK_OUT

PEX_TSTCLK_OUT_N

PEX_REFCLK

PEX_REFCLK_N

PEX_TX0

PEX_TX0_N

PEX_RX0

PEX_RX0_N

PEX_TX1

PEX_TX1_N

PEX_RX1

PEX_RX1_N

PEX_TX2

PEX_TX2_N

PEX_RX2

PEX_RX2_N

PEX_TX3

PEX_TX3_N

PEX_RX3

PEX_RX3_N

PEX_TX4

PEX_TX4_N

PEX_RX4

PEX_RX4_N

PEX_TX5

PEX_TX5_N

PEX_RX5

PEX_RX5_N

PEX_TX6

PEX_TX6_N

PEX_RX6

PEX_RX6_N

PEX_TX7

PEX_TX7_N

PEX_RX7

PEX_RX7_N

PEX_TX8

PEX_TX8_N

PEX_RX8

PEX_RX8_N

PEX_TX9

PEX_TX9_N

PEX_RX9

PEX_RX9_N

PEX_TX10

PEX_TX10_N

PEX_RX10

PEX_RX10_N

PEX_TX11

PEX_TX11_N

PEX_RX11

PEX_RX11_N

PEX_TX12

PEX_TX12_N

PEX_RX12

PEX_RX12_N

PEX_TX13

PEX_TX13_N

PEX_RX13

PEX_RX13_N

PEX_TX14

PEX_TX14_N

PEX_RX14

PEX_RX14_N

PEX_TX15

PEX_TX15_N

PEX_RX15

PEX_RX15_N

PCIEG_TXP0

PCIEG_TXN0

PCIEG_RXP0

PCIEG_RXN0

PCIEG_TXP1

PCIEG_TXN1

PCIEG_RXP1

PCIEG_RXN1

PCIEG_TXP2

PCIEG_TXN2

PCIEG_RXP2

PCIEG_RXN2

PCIEG_TXP3

PCIEG_TXN3

PCIEG_RXP3

PCIEG_RXN3

PCIEG_TXP4

PCIEG_TXN4

PCIEG_RXP4

PCIEG_RXN4

PCIEG_TXP5

PCIEG_TXN5

PCIEG_RXP5

PCIEG_RXN5

PCIEG_TXP6

PCIEG_TXN6

PCIEG_RXP6

PCIEG_RXN6

PCIEG_TXP7

PCIEG_TXN7

PCIEG_RXP7

PCIEG_RXN7

PCIEG_TXP8

PCIEG_TXN8

PCIEG_RXP8

PCIEG_RXN8

PCIEG_TXP9

PCIEG_TXN9

PCIEG_RXP9

PCIEG_RXN9

PCIEG_TXP10

PCIEG_TXN10

PCIEG_RXP10

PCIEG_RXN10

PCIEG_TXP11

PCIEG_TXN11

PCIEG_RXP11

PCIEG_RXN11

PCIEG_TXP12

PCIEG_TXN12

PCIEG_RXP12

PCIEG_RXN12

PCIEG_TXP13

PCIEG_TXN13

PCIEG_RXP13

PCIEG_RXN13

PCIEG_TXP14

PCIEG_TXN14

PCIEG_RXP14

PCIEG_RXN14






PCIEG_TXP15

PCIEG_TXN15

PCIEG_RXP15


PCIEG_RXN15

www.laptopblue.vn








VGA




LVDS




nVidia DG-04131-001_V01_secured.pdf section 9.3





RAM_CFG[3:0]	Definitions	ROM_SI
0010	Hynix 64Mx16 DDR3	R7319 15kohm down
0011	Samsung 64Mx16 DDR3	R7319 20kohm down




HDMI






Close to HDMI connector






Xtal	
------	--






Other




External thermal sensor



GPIO ASSIGNMENTS			
GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	NVGEN
1	IN	N/A	HDMI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID 0
6	OUT	N/A	NVDD VID 1
7	OUT	N/A	FBVDD VID 0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	Low	SLI SYNCO
12	IN	N/A	AC DETECT
13	OUT	N/A	PS CONTROL
14	OUT	N/A	PS CONTROL







D

D

C

C


B

B





A




A


Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Wednesday, November 11, 2009	Sheet	77 of 95




7/15 Change R7606 and C7604 for power on sequence











Power stage	+3VSUS
1. I/P Current:	$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) \approx 1.375A$
2. Ripple Current:	$I_{rip} \approx 1.152A$ $I_{spec} = 2.5A \odot 1$
3. Inductor Spec:	$I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 1.55A$ $ESR / 1 \text{ pcs} = 15mohm$ $V = 23.25mV$
4. MOSFET Spec:	$I_{sat} = 10A$ $I_{dc} = 5.5A$ $DCR = 37mohm$
H-side MOSFET:	EMB20N03V
L-side MOSFET:	EMB20N03V
Rds(ON) = 23 mohm	(Vgs=4.5 V)
I cont = 8 A	(T=25)
I peak = 32A	(Pause 10 us)

Controller	+3VSUS
1. Voltage & Current:	+3VSUS=3.3V@6.73A
2. Frequency:	fosc=375KHz
3. OCP:	Set PR8109=402Kohm locp=8.74A
4. Soft start time:	Tss=2ms
5. Inrush Current:	C total = 100 uF I inrush= 0.165 A

Power stage	+5VSUS
1. I/P Current:	$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) \approx 2.082A$
2. Ripple Current:	$I_{rip} \approx 1.012A$ $I_{spec} = 2.5A \odot 1$
3. Inductor Spec:	$I_{peak} = (v_{in} - v_o) \cdot D / (L \cdot F_{sw}) = 2.58A$ $ESR / 1 \text{ pcs} = 15mohm$ $V = 38.72mV$
4. MOSFET Spec:	$I_{sat} = 10A$ $I_{dc} = 5.5A$ $DCR = 37mohm$
H-side MOSFET:	EMB20N03V
L-side MOSFET:	RJK0355DPA-00-J0 WPAK
Rds(ON) = 11.8 mohm	(Vgs=4.5 V)
I cont = 30 A	(T=25)
I peak = 120 A	(Pause 10 us)

Controller	+5VSUS
1. Voltage & Current:	+5VSUS=5V@5.27A
2. Frequency:	fosc=300KHz
3. OCP:	Set PR8112=402Kohm locp=17A
8. Soft start time:	Tss=2ms
10. Inrush Current:	C total = 100 uF I inrush= 0.275 A






- 1. Voltage & Current:**
+VTT_CPU:1.05V @25A
- 2. Frequency:**
Ton=3.85p*Rt(on)/Vin-05=0.3us
Frequency=Vout/(Vin*Ton)
=500KHZ
- 3. OCP:**
Set PR8306=20KOhm
Iocp=Rocp*20/Rds(on)=52A
- 4. Soft start time:**
Soft-Star duration is 1.35ms
- 5.Inrush Current:**
C total = 220 uF
I inrush= 0.16 A

1. I/P Current: $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 2.1A$
2. Ripple Current: $I_{ripple} = 5A$
3. Dynamic:
 $I_{peak} = 1.98A$
 $DCR = 3.3m\Omega$
 $V = 6.534mV$
4. Inductor Spec:
 $I_{sat} = 40A$
 $I_{dc} = 25A$
 $DCR = 1.8m\Omega$
5. MOSFET Spec:
H-side MOSFET: RJK0355
 $R_{ds(on)} = 16.5m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 30A$ ($T = 25$)
 $I_{peak} = 120A$ (Pause $< 10\mu s$)

L-side MOSFET: RJK0353
 $R_{ds(on)} = 7.6m\Omega$ ($V_{gs} = 4.5V$)
 $I_{cont} = 35A$ ($T = 25$)
 $I_{peak} = 140A$ (Pause $< 10\mu s$)



Power stage

1. I/P Current:

$$I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.73A$$

2. Ripple Current:

$$I_{rip} = 1.08A$$

$$I_{spec} = 2.5A \text{ @ } 1 \text{ pcs}$$

3. Inductor Spec:

$$I_{sat} = 14A$$

$$I_{dc} = 8A$$

$$DCR = 18 \text{ mohm}$$

Controller

1. Voltage & Current:

$$+1.8VS @ 1.62A$$

2. Frequency:

$$F_{osc} = 600KHz$$

3. Current Limit:

$$6A$$

4. Continue Current:

$$3.75A$$

5. POR:

$$POR \text{ Hysteresis} = 0.2V$$

$$V_{on} = 2.8V$$

6. Enable Voltage:

$$V = 1.6V$$

7. Soft start time:

$$T_{ss} = 120\mu s$$

8. Inrush Current:

$$C_{total} = 54 \mu F$$



$$I_{inrush} = 0.473A$$

SUSB#_PWR POWER

www.rosefix.com

www.laptopblue.vn


SUSC#_PWR POWER




<Variant Name>

ASUS		Title : Power_Load_Switch	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	1.0
Custom			
Date: Friday, December 11, 2009	Sheet	85	of 95


<Variant Name>

		Title : Power_good_detector	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom		1.0	
Date: Thursday, December 10, 2009		Sheet	86 of 95



<Variant Name>

		Title :Power_for_test	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom			1.0
Date: Friday, December 11, 2009		Sheet	87 of 95




Power stage


- 1. I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.85 \cdot V_{in}) = 2.93 \text{ A}$
- 2. Ripple Current:**
 $I_{ripple} = 9.9 \text{ A}$
- 3. Dynamic:**
 $I_{peak} = 45 \text{ A}$
 $ESR = 2.25 \text{ mOhm}$
 $V = 91.1 \text{ mV}$
- 4. Inductor Spec:**
 $I_{dc} = 38.8 \text{ A}$
 $I_{temp} = 32.5 \text{ A}$
 $DCR = 1.1 \text{ mOhm}$
- 5. MOSFET Spec:**
H-side MOSFET: RJK0355
 $R_{ds(on)} = 16.5 \text{ mOhm}$ ($V_{gs} = 4.5 \text{ V}$)
 $I_{cont} = 30 \text{ A}$ ($T = 25$)
 $I_{peak} = 120 \text{ A}$ (Pause < 10us)
L-side MOSFET: RJK0355
 $R_{ds(on)} = 16.5 \text{ mOhm}$ ($V_{gs} = 4.5 \text{ V}$)
 $I_{cont} = 30 \text{ A}$ ($T = 25$)
 $I_{peak} = 120 \text{ A}$ (Pause < 10us)
- 6. CPU MLCC:** 16*10uF

Controller

- 1. Voltage & Current:**
Vcore: 1.05V/45A
- 2. Frequency:**
CCM: Fsw=300*33/RFS=300KHZ
- 3. OCP:**
 $V_{ocset} = 25 \cdot I_{lim} \cdot R_{sense}$
 $I_{lim} = 35.5 \cdot 2 = 71 \text{ A}$
- 4. Slow rate:**
 $Slewrate = I_{ss} / (C \cdot PC7810) = 100 \text{ uA} / (10 \text{ nF} \cdot 10 \text{ mV/uS})$
- 5. Inrush Current:**
 $C_{total} = 940 \text{ uF}$
 $I_{inrush} = 0.165 \text{ A}$
- 6. Droop Resistance:**
 $R_{droop} = R1/R2 \cdot 10 \cdot R_{sense} = 2 \text{ mOhm}$





$$(I_{in} \cdot R_s + 0.003) \cdot 25 = 2.33 \quad I_{in} = 4.5A$$




<Variant Name>

ASUS		Title : Power_Charger	
ASUSTek Computer INC.		Engineer: <i>Limy_li</i>	
Size A3	Project Name F83T	Rev 2.1G	
Date: Friday, December 11, 2009		Sheet 90 of 95	



0.75VS / 1A




Controller

- 1. Voltage & Current:**
1.5V: 16.45A
- 2. Frequency:**
Ton=3.85p* R_t (on)/Vin-05=0.3us
Frequency=Vout/(Vin*Ton)=500KHz
- 3. OCP:**
Set PR9107=20kohm
Iocp=Rocp*20/Rds(on)=48A
- 4. Soft start time:**
Soft-Star duration is 1.35ms
- 5. Inrush Current:**
C total =220uF
I inrush=0.163A

Power stage

- 1. I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 3.6A$
- 2. Ripple Current:**
Iripple=5A
- 3. ripple voltage:**
 $I_{peak} = (V_{in} - V_o) \cdot D / (L \cdot F_{sw}) = 2.07A$
DCR=10mohm
V=20.7mV
- 4. Inductor Spec:**
Isat=36A
Idc=18A
DCR=3.3mohm
- 5. MOSFET Spec:**
H-side MOSFET: RJK0355
Rds(on)=16.5mOhm (Vgs=4.5V)
Icont=30A (T=25)
Ipeak=120A (Pause<10us)
L-side MOSFET: RJK0353
Rds(on)=7.6mOhm (Vgs=4.5V)
Icont=35A (T=25)
Ipeak=140A (Pause<10us)

<Variant Name>



Power stage

- 1. IP Current:**
 $I_{in} = V_o / I_o (0.75 \cdot V_{in}) = 1.33 \text{ A}$
- 2. Ripple Current:**
 $I_{ripple} = 3 \text{ A}$
- 3. Ripple Voltage:**
 $V_{ripple} = I_{ripple} \cdot ESR = 13.5 \text{ mV}$
- 4. Dynamic:**
 $I_{peak} = 10 \text{ A}$
 $ESR = 4.5 \text{ mohm}$
 $V = 40.5 \text{ mV}$
- 5. Inductor Spec:**
 $I_{sat} = 25 \text{ A}$
 $I_{dc} = 15.5 \text{ A}$
 $R_{dcmax} = 5.5 \text{ mOhm}$
 $R_{dcmin} = 5 \text{ mOhm}$
- 6. MOSFET Spec:**
H-side and L-side MOSFET: RJK0355
 $R_{ds(on)} = 11.8 \text{ mOhm}$ ($V_{gs} = 4.5 \text{ V}$)
 $I_{cont} = 30 \text{ A}$ ($T = 25$)
 $I_{peak} = 120 \text{ A}$ (Pause < 10us)

Controller

- 1. Voltage & Current:**
 $+VGFX_CORE: 1 \text{ V}/15 \text{ A}$
- 2. Frequency:**
 $T_{on} = C_{ton} \cdot (R_{ton} + 6.5 \text{ K})$
 $C_{ton} = 16.26 \text{ PF}$
 $f_{sw} = 309 \text{ KHZ}$
- 3. OCP:**
 $V_{ocset} = 40 \times I_{lim} \times R_{sense}$
 $I_{max} = 30 \text{ A}$
- 4. On time:**
 $T_{on} = T_{sw} \cdot (V_{fb} + 0.075) / V_{in} = 354 \text{ ns}$
- 5. Load Line:**
 $R_{droop} = A_{ix} \cdot R_{sense} \times R_1 / R_2$
 $\approx 7 \text{ mohm}$


<Variant Name>


1.將58頁+3V0改為+3VSUS。
2. Add change SL3801 to 330hm Resistor for EMI
3.change D3401 and D3402 stuff by default.
4.Follow Design Ip swap USB port 3 and Port 11
5. Change SL3402,SL3403,SL3404,SL3405,SL3406,SL3407,SL3408,SL3409 to 0402 SL
6.Change R5638 to 5V, eagle eye,add power led to 5V for prevent eagle eye,add power led will flash when insert AC.
7.Mount C3634,C3635,C3409,C5607,D4505,D4506,change R6301 from 27.4ohm to 1K,reverse D6402 for EMI suggestion.
8.Change card reader from port3 to port11 for follow Design IP.
9.Change R4007,R4012 footprint to 0603 for power.
10.Add R0638 for ATS graphic power test.
11.Add U6802,R6811,R6812,C6861,C6862,C6863,C6864 and SL6802 for USB30 +1.05V support.
12.Change R3021,R3023 to 100K for follow EC Design IP.
13.umount R0605.
14.Stuff R0606.
15.Delete SL3313.
16.umount R7404.
17.change EC8512 to EC8570.
18.Add USB2.0 signal Switch U5201.
19.JP5401 don't be short.
20.EC SMB1 Pull High to +3VSUS.
21.Add Support NB290 schematic-----Page61.
22.Delete DGPU HDMI output.
23.Add thermal sensor G709 Support.

ER----->>>> PR

1.change SL4513 to R4509;----P45
2.change R3554.Pin2 from DGPU_PWROK to DGPU_HOLD_RST# ,Change R3555.Pin1 Pull High to +5VS,Add C3510,C3511;----P35
3.connect U6802.Pin7 to R6811.Pin2;----P68
4.Add SL6322,change LED6306,LED6307,LED6308,LED6309,LED6310,LED6311 Pin1 from +5VA/SUS_IOR to +5V_IOR.----P63
5.Change J6303 part number to 14G152231000;----P63
6.Add C6213,C6214,C6215, Add GND_AUDIO_IO for headphone speaker;----P62
7.Mount D6001;----P60
8.Add USB2.0 Port J5201;----P52
9.Mount C4611,C4612;----P46
10.change R2533 from 10k to 100k;----P25
11.change R4512 to 1k for samsung panel voltage;----P45
12.Umount R5817;-----P58
13.Add 07G001007100 Second source 07G001007230---D2205,D2207,D3207,D4401,D5800
14.Add C3203;-----P32;
15.Q3550,R3556,D3510,R3558,C3502 for VGA_CORE_PWRGD;----P35
16.Delete R3602;-----P36
17.Umount U5002,C5007,C5001,Q5001;----P50
18.Delete CN5601,Add C5616,C5617,C5618,C5619 for EMI;----P56
19.Add C6303,C6304 for EMI;----P63
20.Add L6204,RN6201,RN6301,L6302,D6301 for EMI;
21.Umount C7254,C7263,C7262,C7261,C7248,C7256,C7255,C7251,R7310,R7313,R7322,R7323,
R7324,R7325,R7326,R7327,Q7301.----P72
22.Mount CN5603,CN5604,C5610,C5611, C5614, C4511;
23.Umount R3509,R3510,R3511,R3512,R3513,R3514,R3515,R3516;----P35
24.Add U2801 secondsource 05G0016021110;
25.SKU2 BOM add J6106.
26.Mount C0613,C0654;
27.Umount R5401,R5402.

<Variant Name>

		Title : POWER_VCORE	
ASUSTeK COMPUTER INC. NB		Engineer: yun-feng_yan	
Size	Project Name		Rev
B	N61Jv		1.0
Date: Tuesday, December 15, 2009		Sheet	93 of 95



M52J Power-On Sequence Timing Diagram Rev.0.31

AC-IN Mode

1 +3VA/+5VA/+V_A_EC
(to EC) 2 EC_RST#
(EC to power) 3 VSUS_ON
+3VSUS/+5VSUS
(PCH to EC) 4 ME_SusPwrDnAck
(power to EC) 5 SUS_PWRGD
(EC to PCH) 6 PM_RSMRST#
(EC to PCH) 7 ME_AC_PRESENT
(to EC) 8 PWR_SW#
(EC to PCH) 9 PM_PWRBTN#
(PCH to EC) 10 ME_PM_SLP_M#
(PCH to EC) 11 PM_SUSC#
12 PM_SUSB#/ME_PM_SLP_LAN#
(PCH to EC) (PCH to power)
+1.1VM_LAN
(EC to power) 13 ME_SLP_M_EC#
+1.1VM/+3VM
(EC to power) 14 SUSC_EC#
+1.5V/+3V/+5V
(EC to power) 15 SUSB_EC#
+0.75VS/+1.5VS//+1.8VS/+3VS/+5VS
(power to EC) 16 ME_+VM_PWRGD
(EC to PCH) 17 ME_PWROK
18 SYSTEM_PWRGD
+VTT_CPU
(CPU to power) 19 GFX_VR_ON
20 +VTT_CPU_PWRGD/ 21 H_VTTPWRGD
(power to CPU)
GFX_VID
+VGFX_CORE
22 GFX_PWRGD
(power to EC)
23 ALL_SYSTEM_PWRGD
(EC to power) 24 CPU_VRON
+VCORE
25 CLK_PWRGD
(inversion of CLK_EN#)
(power to EC) 26 VRM_PWRGD
(EC to PCH) 27 PM_PWROK
(PCH to CPU) 28 H_DRAM_PWRGD
(PCH to CPU) 29 H_CPUPWRGD
(PCH to CPU) 30 BUF_PLT_RST#

