

SCHEM, MLB, M82
PVT
11/14/2007

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

| REV | ZONE | ECN | DESCRIPTION OF CHANGE | CK APPD DATE | ENG APPD DATE |
|-----|------|--------|-----------------------|-----------------|------------------|
| | | 546198 | | | |

| Page | Contents | Sync |
|------|--------------------------------|-----------|
| 1 | Table of Contents | N/A |
| 2 | System Block Diagram | WFERRY-WF |
| 3 | Power Block Diagram | POWER |
| 4 | CONFIGURATION OPTIONS | (N/A) |
| 5 | Acoustic Cap BOM Config Tables | N/A |
| 6 | ICT Test Points | (MASTER) |
| 7 | Functional Test and No-Tests | (MASTER) |
| 8 | Power Aliases | WFERRY |
| 9 | SIGNAL ALIAS /RESET | (MASTER) |
| 10 | CPU FSB | (MASTER) |
| 11 | CPU Power & Ground | (MASTER) |
| 12 | CPU Decoupling & VID | MSARWAR |
| 13 | eXtended Debug Port (XDP) | M75 |
| 14 | NB CPU Interface | (MASTER) |
| 15 | NB PEG / Video Interfaces | M70 |
| 16 | NB Misc Interfaces | M70 |
| 17 | NB DDR2 Interfaces | M70 |
| 18 | NB Power 1 | M70 |
| 19 | NB Power 2 | M70 |
| 20 | NB Grounds | M70 |
| 21 | NB Standard Decoupling | M70 |
| 22 | NB Graphics Decoupling | M70 |
| 23 | SB Enet, Disk, FSB, LPC | M70 |
| 24 | SB PCI, PCIE, DMI, USB | M70 |
| 25 | SB Pwr Mgt, GPIO, Clink | M70 |
| 26 | SB Power & Ground | M70 |
| 27 | SB Decoupling | M70 |
| 28 | SB Misc | M70 |
| 29 | Clock (CK505) | M70 |
| 30 | Clock Termination | M70 |
| 31 | DDR2 DRAM Channel A | (MASTER) |
| 32 | DDR2 DRAM Channel B | (MASTER) |
| 33 | Memory Active Termination | M70 |
| 34 | DDR2 BYPASSING 1 | MEMORY |
| 35 | DDR2 BYPASSING 2 | MEMORY |
| 36 | Wireless M93 Connector | M70 |
| 37 | Hatch and Audio Connectors | (MASTER) |
| 38 | PATA HDD CONNECTOR | (MASTER) |
| 39 | USB EXTERNAL CONNECTORS | M70 |
| 40 | IPD Connector | M70 |
| 41 | SMC | M70 |


| Page | Contents | Sync |
|------|---------------------------------|----------|
| 42 | SMC SUPPORT | M70 |
| 43 | LPC+SPI Debug Connector | M70 |
| 44 | SMBUS CONNECTIONS | M70 |
| 45 | Voltage Sensors | M70 |
| 46 | TEMPERATURE SENSORS | M70 |
| 47 | Fan | M70 |
| 48 | Sudden Motion Sensor (SMS) | M76_MLB |
| 49 | SPI ROMs | WFERRY |
| 50 | DC-In & Battery Connectors | M70 |
| 51 | S0 FETS & Power Sequencing | M70 |
| 52 | IMVP6 CPU VCore Regulator | POWER |
| 53 | Render VCore Supplies | (MASTER) |
| 54 | 1.5V/1.05V Supplies | M70 |
| 55 | 1.8V/0.9V Supplies | M70 |
| 56 | 5V/3.3V Supplies | M70 |
| 57 | 3.42V/1.25V Switcher | M70 |
| 58 | S3 FET & S3/S5 Control | M70 |
| 59 | PBUS Supply/Battery Charger | M70 |
| 60 | LVDS,Camera Conn. and ALS Conn. | GPU |
| 61 | SDVO/TMDS Tx | GRAPHIC |
| 62 | HDCP uController | |
| 63 | DVI CONNECTIONS | M70 |
| 64 | LED Backlight Driver | (MASTER) |
| 65 | Additional CPU/GPU Decoupling | |
| 66 | CPU/FSB Constraints | T9 |
| 67 | NB Constraints | T9 |
| 68 | Memory Constraints | T9 |
| 69 | SB Constraints (1 of 2) | T9 |
| 70 | SB Constraints (2 of 2) | T9 |
| 71 | Clock & SMC Constraints | T9 |
| 72 | M82 Power and Ground Nets | (MASTER) |
| 73 | M82 Rule Definitions | (MASTER) |

ALIASES RESOLVED

Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------|---------------|----------|------------|
| 051-7230 | 1 | SCHEM, MLB, M82 | SCH | CRITICAL | |
| 820-2179 | 1 | PCBF, MLB, M82 | PCB | CRITICAL | |

DRAWING
TITLE=M82_MLB
ABBREV=DRAWING
LAST_MODIFIED=Wed Nov 14 17:25:58 2007

| | | | | |
|---|----------|-------------|---|--|
| DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION | METRIC | | APPLE INC. | |
| | DRAFTER | DESIGN CK | NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |
| | ENG APPD | MFG APPD | TITLE | |
| | QA APPD | DESIGNER | SCHEM, MLB, M82 | |
| RELEASE | SCALE | SIZE | DRAWING NUMBER | |
| | NONE | D | 051-7230 | |
| MATERIAL/FINISH NOTED AS APPLICABLE | | REV. B.0.0 | | |
| | | SHT 1 OF 73 | | |

1UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION | PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION | PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---------------------------|--|----------|------------|-------------|-----|---------------------------|--|----------|------------|-------------|-----|---------------------------|--|----------|------------|
| 138S0629 | 5 | CAP, 1UF, 6.3V, 10%, 0402 | 0601, 0602, 0604, 0605, 0610 | CRITICAL | SS_CAP_1UF | 138S0628 | 5 | CAP, 1UF, 6.3V, 10%, 0402 | 0601, 0602, 0604, 0605, 0610 | CRITICAL | MU_CAP_1UF | 138S0630 | 5 | CAP, 1UF, 6.3V, 10%, 0402 | 0601, 0602, 0604, 0605, 0610 | CRITICAL | TY_CAP_1UF |
| 138S0629 | 9 | CAP, 1UF, 6.3V, 10%, 0402 | 0604, 0605, 0606, 0610, 0604, 0605, 0606, 0607, 0608, 0609, 060A, 060B, 060C, 060D, 060E, 060F | CRITICAL | SS_CAP_1UF | 138S0628 | 9 | CAP, 1UF, 6.3V, 10%, 0402 | 0604, 0605, 0606, 0610, 0604, 0605, 0606, 0607, 0608, 0609, 060A, 060B, 060C, 060D, 060E, 060F | CRITICAL | MU_CAP_1UF | 138S0630 | 9 | CAP, 1UF, 6.3V, 10%, 0402 | 0604, 0605, 0606, 0610, 0604, 0605, 0606, 0607, 0608, 0609, 060A, 060B, 060C, 060D, 060E, 060F | CRITICAL | TY_CAP_1UF |

2.2UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

[illegible]

10UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION | PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION | PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------------------|---|----------|-------------|-------------|-----|----------------------------|---|----------|-------------|-------------|-----|----------------------------|---|----------|-------------|
| 138S0626 | 10 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9 | CRITICAL | SS_CAP_10UF | 138S0625 | 10 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9 | CRITICAL | MU_CAP_10UF | 138S0627 | 10 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9 | CRITICAL | TY_CAP_10UF |
| 138S0626 | 10 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9 | CRITICAL | SS_CAP_10UF | 138S0625 | 10 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9 | CRITICAL | MU_CAP_10UF | 138S0627 | 10 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9 | CRITICAL | TY_CAP_10UF |
| 138S0626 | 10 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9 | CRITICAL | SS_CAP_10UF | 138S0625 | 10 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9 | CRITICAL | MU_CAP_10UF | 138S0627 | 10 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9 | CRITICAL | TY_CAP_10UF |
| 138S0626 | 3 | CAP, 10UF, 6.3V, 20%, 0603 | 138S0625_138S90 | CRITICAL | SS_CAP_10UF | 138S0625 | 3 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S90 | CRITICAL | MU_CAP_10UF | 138S0627 | 3 | CAP, 10UF, 6.3V, 20%, 0603 | 138S_138S1_138S90 | CRITICAL | TY_CAP_10UF |
| 138S0626 | 9 | CAP, 10UF, 6.3V, 20%, 0603 | 138S90_138S91_138S92_138S93_138S94_138S95_138S96_138S97_138S98_138S99 | CRITICAL | SS_CAP_10UF | 138S0625 | 9 | CAP, 10UF, 6.3V, 20%, 0603 | 138S90_138S91_138S92_138S93_138S94_138S95_138S96_138S97_138S98_138S99 | CRITICAL | MU_CAP_10UF | 138S0627 | 9 | CAP, 10UF, 6.3V, 20%, 0603 | 138S90_138S91_138S92_138S93_138S94_138S95_138S96_138S97_138S98_138S99 | CRITICAL | TY_CAP_10UF |
| 138S0626 | 5 | CAP, 10UF, 6.3V, 20%, 0603 | 138S9_138S10_138S11_138S12_138S13 | CRITICAL | SS_CAP_10UF | 138S0625 | 5 | CAP, 10UF, 6.3V, 20%, 0603 | 138S9_138S10_138S11_138S12_138S13 | CRITICAL | MU_CAP_10UF | 138S0627 | 5 | CAP, 10UF, 6.3V, 20%, 0603 | 138S9_138S10_138S11_138S12_138S13 | CRITICAL | TY_CAP_10UF |
| 138S0626 | 6 | CAP, 10UF, 6.3V, 20%, 0603 | 138S9_138S1_138S2_138S3_138S4_138S5 | CRITICAL | SS_CAP_10UF | 138S0625 | 6 | CAP, 10UF, 6.3V, 20%, 0603 | 138S9_138S1_138S2_138S3_138S4_138S5 | CRITICAL | MU_CAP_10UF | 138S0627 | 6 | CAP, 10UF, 6.3V, 20%, 0603 | 138S9_138S1_138S2_138S3_138S4_138S5 | CRITICAL | TY_CAP_10UF |
| 138S0626 | 8 | CAP, 10UF, 6.3V, 20%, 0603 | 138S9_138S90_138S1_138S2_138S3_138S4_138S5_138S6_138S7 | CRITICAL | SS_CAP_10UF | 138S0625 | 8 | CAP, 10UF, 6.3V, 20%, 0603 | 138S9_138S90_138S1_138S2_138S3_138S4_138S5_138S6_138S7 | CRITICAL | MU_CAP_10UF | 138S0627 | 8 | CAP, 10UF, 6.3V, 20%, 0603 | 138S9_138S90_138S1_138S2_138S3_138S4_138S5_138S6_138S7 | CRITICAL | TY_CAP_10UF |
| 138S0626 | 8 | CAP, 10UF, 6.3V, 20%, 0603 | 138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9_138S10_138S11 | CRITICAL | SS_CAP_10UF | 138S0625 | 8 | CAP, 10UF, 6.3V, 20%, 0603 | 138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9_138S10_138S11 | CRITICAL | MU_CAP_10UF | 138S0627 | 8 | CAP, 10UF, 6.3V, 20%, 0603 | 138S2_138S3_138S4_138S5_138S6_138S7_138S8_138S9_138S10_138S11 | CRITICAL | TY_CAP_10UF |
| 138S0626 | 5 | CAP, 10UF, 6.3V, 20%, 0603 | 138S12_138S13_138S14_138S15 | CRITICAL | SS_CAP_10UF | 138S0625 | 5 | CAP, 10UF, 6.3V, 20%, 0603 | 138S12_138S13_138S14_138S15 | CRITICAL | MU_CAP_10UF | 138S0627 | 5 | CAP, 10UF, 6.3V, 20%, 0603 | 138S12_138S13_138S14_138S15 | CRITICAL | TY_CAP_10UF |

| | |
|--|---------------|
| Acoustic Cap BOM Config Tables | |
| SYNC_MASTER=N/A | SYNC_DATE=N/A |
| NOTICE OF PROPRIETARY PROPERTY | |
| <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> | |



APPLE INC.

| | | |
|---------------|----------------------------|---------------|
| SIZE D | DRAWING NUMBER 051-7230 | REV. B.0.0 |
| SCALE NONE | SHT 5 | OF 73 |

ICT Test Points

These nets have a ICT_TEST property

This indicates a MUSTHAVE requirement for ICT

ICT_TEST

| | | | | | | | | | | |
|---|---|------------------------------------|--------------------------------|-----------------------------------|----------------------------------|-----------------------------------|----------------------------------|----------------------------------|---|---|
| D | 8 | TRUE PP18V5 DCIN 6 7 50 72 | TRUE NB_CFG<3> 6 7 13 16 | TRUE CK505 PC15_FCTSEL1 29 30 | TRUE DVI_HPDDET_RC 42 | TRUE IDE_IRQ14 23 38 69 | TRUE LVDS_A_DATA_N<2> 7 15 60 67 | TRUE P1V8S0_EN 51 | 2 | 1 |
| | | TRUE BATT_POS 57 58 60 72 | TRUE NB_CFG<4> 6 7 13 16 | TRUE CK505 PCI0_CLK 29 30 | TRUE EXOCARD_OC_L 24 | TRUE IDE_PDA<2..0> 23 38 69 | TRUE LVDS_A_DATA_P<2> 7 15 60 67 | TRUE P3V3S0_EN 51 | | |
| C | 7 | TRUE PP3V3_S5 57 58 60 72 | TRUE NB_CFG<5> 6 7 13 16 | TRUE CK505 PCI1_CLK 29 30 71 | TRUE EXTAUSB_OC_F_L 24 | TRUE IDE_PDCS1_L 23 38 69 | TRUE LVDS_DDC_CLK 7 15 60 | TRUE P3V3S3_EN_L 58 | 2 | 1 |
| | | TRUE PP3V42_G3H 57 58 60 72 | TRUE NB_CFG<6> 6 7 13 16 | TRUE CK505 SRC_CLKREQ06_L 7 29 36 | TRUE EXTAUSB_OC_L 7 9 13 24 39 | TRUE IDE_PDCS3_L 23 38 69 | TRUE LVDS_DDC_DATA 7 15 60 | TRUE P3V3TVDAC_EN_RC 22 | | |
| B | 6 | TRUE GND 57 58 60 72 | TRUE NB_CFG<7> 6 7 13 16 | TRUE CK505 USB48_FSA 29 30 | TRUE EXTBUSB_OC_L 7 9 13 24 39 | TRUE IDE_PDD<15..0> 23 38 69 | TRUE LVDS_DBG 7 15 60 67 | TRUE P3V3TVDAC_NOISE 22 | 2 | 1 |
| | | TRUE PM_SLP_S3_L 6 7 25 36 37 | TRUE NB_CFG<8> 6 7 13 16 | TRUE CK505 XTAL_OUT 29 | TRUE EXTGPU_LVDS_EN 7 9 13 24 | TRUE IDE_PDDACK_L 23 38 69 | TRUE LVDS_VDD_EN 15 60 | TRUE P3V42G3H5_BOOST 57 | | |
| A | 5 | TRUE PM_S4_STATE_L 6 25 36 41 58 | TRUE NB_CFG<9> 6 16 | TRUE CLINK_NB_CLK 16 25 70 | TRUE CLINK_NB_CLK 16 25 70 | TRUE IDE_PDDRQ 23 38 69 | TRUE MEM_ODT<3..0> 15 60 67 | TRUE P3V42G3H_SHDN_L 57 | 2 | 1 |
| | | TRUE PM_SLP_S5_L 6 25 41 42 | TRUE NB_RESET_L 6 16 28 | TRUE CLINK_NB_DATA 16 25 70 | TRUE EXT_Y_G 63 67 | TRUE IDE_PDIORDY 23 38 69 | TRUE MEM_RCOMP 16 | TRUE P3V42G3H_SHDN_L1 57 | | |
| 9 | 4 | TRUE SMC_PM_G2_EN 6 41 56 58 | TRUE NB_SB_SYNC_L 6 16 25 | TRUE CLINK_NB_RESET_L 16 25 70 | TRUE EXT_Y_C_R 63 67 | TRUE IDE_PDIOR_L 23 38 69 | TRUE MEM_RCOMP_L 16 | TRUE P5VS0_EN 51 | 2 | 1 |
| | | TRUE INVP_VR_ON 6 41 52 | TRUE NB_TEST1 6 16 | TRUE CLK_PWRGD 25 29 | TRUE FAN_RT_PWM 7 47 | TRUE IDE_PDIOM_L 23 38 69 | TRUE MEM_RCOMP_VOH 16 | TRUE P5VS3_EN_L 58 | | |
| 8 | 3 | TRUE GFX_VR_EN 6 9 16 53 | TRUE NB_TEST2 6 16 | TRUE CPU_A20M_L 6 10 23 66 | TRUE FAN_RT_TACH 7 47 | TRUE IDE_RESET_BUF_L 38 | TRUE MEM_RCOMP_VOL 16 | TRUE PBUS_ISENSE_IN_NBG 59 | 2 | 1 |
| | | TRUE SMC_BATT_CHG_EN 6 41 42 | TRUE 1V05S0_RUNSS 6 16 | TRUE CPU_BSEL<0> 10 30 66 | TRUE FRANKCARD_GPIO 25 43 | TRUE IDE_RESET_L 24 38 | TRUE NB_BSEL<0> 6 7 13 16 | TRUE PBUS_ISENSE_VREG 59 | | |
| 7 | 2 | TRUE SMC_ONOFF_L 6 7 40 41 42 | TRUE 1V05S0_TRIP 51 54 | TRUE CPU_BSEL<1> 10 30 66 | TRUE FSB_CLK_CPU_N 10 29 30 71 | TRUE IMVP6_BOOT 52 | TRUE NB_BSEL<1> 50 73 136 | TRUE PBUS_S0_SMC_VSENSE 45 | 2 | 1 |
| | | TRUE ALL_SYS_PWRGD_AND 6 51 | TRUE 1V25S0_RUNSS 51 57 | TRUE CPU_BSEL<2> 10 30 66 | TRUE FSB_CLK_CPU_P 10 29 30 71 | TRUE IMVP6_BOOT_RC 52 | TRUE NB_BSEL<2> 50 73 136 | TRUE PBUS_SMC_VSENSE_EN_L 15 60 | | |
| 6 | 1 | TRUE PPVBAT_G3H_CHGR_REG 6 59 72 | TRUE 1V51V05S0_V5FILT 54 | TRUE CPU_COMP<0> 10 66 | TRUE FSB_CLK_NB_N 14 29 30 71 | TRUE IMVP6_COMP_R 52 | TRUE NB_CFG<16> 6 16 | TRUE PCIE_CLK100M_MINI_N 15 60 | 2 | 1 |
| | | TRUE CPU_PWRGD 6 10 13 23 66 | TRUE 1V5S0_RUNSS 51 54 | TRUE CPU_COMP<1> 10 66 | TRUE FSB_CLK_NB_P 14 29 30 71 | TRUE IMVP6_DROOP 52 | TRUE NB_CFG<19> 6 16 | TRUE PCIE_CLK100M_MINI_N_F 15 60 | | |
| 5 | 9 | TRUE PM_RSMRST_L 6 25 41 | TRUE 1V5S0_TRIP 54 | TRUE CPU_COMP<2> 10 66 | TRUE FSB_CPUST_L 10 13 14 66 | TRUE IMVP6_PHASE 52 | TRUE NB_CFG<20> 6 16 | TRUE PCIE_CLK100M_MINI_P 15 60 | 2 | 1 |
| | | TRUE PM_PWRBTN_L 6 25 41 | TRUE 1V8S3_CS 55 | TRUE CPU_COMP<3> 10 66 | TRUE FWH_MFG_MODE 25 | TRUE IMVP6_VCC3 52 | TRUE NB_CFG<3> 6 7 13 16 | TRUE PCIE_CLK100M_MINI_P_F 15 60 | | |
| 4 | 8 | TRUE TP_PCI_RST_L 9 24 | TRUE 1V8S3_V5FILT 55 | TRUE CPU_DPRSTP_L 6 10 16 23 52 | TRUE GCORE_BST_D 53 | TRUE IMVP6_RBIA5 52 | TRUE NB_CFG<4> 6 7 13 16 | TRUE PCIE_E_D2R_N 24 36 70 | 2 | 1 |
| | | TRUE PLT_RST_L 6 7 24 28 60 | TRUE 1V8S3_VDDQSET 55 | TRUE CPU_DPSLP_L 6 10 23 66 | TRUE GCORE_COMP_R 53 | TRUE IMVP6_SOFT 52 | TRUE NB_CFG<5> 6 7 13 16 | TRUE PCIE_E_D2R_N_F 7 36 | | |
| 3 | 7 | TRUE SMC_RESET_L 6 41 42 43 | TRUE 3V3S5_CS 56 | TRUE CPU_FERR_L 6 10 23 66 | TRUE GCORE_CSFB 53 | TRUE IMVP6_VDIFF 52 | TRUE NB_CFG<6> 6 7 13 16 | TRUE PCIE_E_D2R_P 24 36 70 | 2 | 1 |
| | | TRUE PM_SYSRST_L 6 41 42 43 | TRUE 5V3V3S5_TONSEL 56 | TRUE CPU_GTLREF 10 66 | TRUE GCORE_FBRN 53 | TRUE IMVP6_VDIFF_RC 52 | TRUE NB_CFG<7> 6 7 13 16 | TRUE PCIE_E_D2R_P_F 7 36 | | |
| 2 | 6 | TRUE PP1V5_S0 57 58 60 72 | TRUE 5V3V3S5_V5FILT 56 | TRUE CPU_IERR_L 10 66 | TRUE GCORE_LLNE 53 | TRUE IMVP6_VO_R 52 | TRUE NB_CFG<8> 6 7 13 16 | TRUE PCIE_E_R2D_C_N 24 36 70 | 2 | 1 |
| | | TRUE PP1V05_S0 57 58 60 72 | TRUE 5V3V3S5_VREF 56 | TRUE CPU_INN_L 10 23 66 | TRUE GCORE_PMON 53 | TRUE IMVP6_VR_TT 52 | TRUE NB_CFG<9> 6 16 | TRUE PCIE_E_R2D_C_N_F 7 36 | | |
| 1 | 5 | TRUE PP1V8_S0 57 58 60 72 | TRUE 5V3V3S5_VREG3 56 | TRUE CPU_INIT_L 10 23 66 | TRUE GCORE_PMONFS 53 | TRUE IMVP6_VSEN_N 52 66 | TRUE NB_CLK100M_DPLLSS_N 50 71 | TRUE PCIE_E_R2D_C_P 24 36 70 | 2 | 1 |
| | | TRUE PP1V8_S3 57 58 60 72 | TRUE 5V5S_CS 56 | TRUE CPU_INTR 10 23 66 | TRUE GCORE_PWRGD 53 | TRUE IMVP6_VSEN_P 52 66 | TRUE NB_CLK100M_DPLLSS_P 50 71 | TRUE PCIE_E_R2D_C_P_F 7 36 | | |
| 9 | 4 | TRUE PP0V9_S0 57 58 60 72 | TRUE 5V5S_VREG 56 | TRUE CPU_NMI 10 23 66 | TRUE GCORE_RAMP 53 | TRUE IMVP6_VSUM 52 | TRUE NB_CLK100M_PCIE_N 15 60 | TRUE PCIE_E_R2D_N 36 | 2 | 1 |
| | | TRUE PP0V9_S3 57 58 60 72 | TRUE ADAPTER_SENSE 50 | TRUE CPU_PROCHOT_BUF 42 | TRUE GCORE_RPM 53 | TRUE IMVP6_VM 52 | TRUE NB_CLK100M_PCIE_P 15 60 | TRUE PCIE_E_R2D_P 36 | | |
| 8 | 3 | TRUE PP1V25_S0 57 58 60 72 | TRUE AIRPORT_RST_L 7 28 36 | TRUE CPU_PROCHOT_L 42 52 66 | TRUE GCORE_RT 53 | TRUE IMVP6_DPRSLEVR 52 66 | TRUE NB_CLK100M_PCIE_P_F 15 60 | TRUE PCIE_WAKE_L 7 25 36 | 2 | 1 |
| | | TRUE PP5V_S5 57 58 60 72 | TRUE ALL_SYSPWRGD_DLY 51 | TRUE CPU_PROCHOT_L_R 42 | TRUE GCORE_ST 53 | TRUE IMVP_VR_ON 6 41 52 | TRUE NB_CLK96M_DOT_N 50 71 | TRUE PCI_CLK33M_LPCLPLUS 10 41 | | |
| 7 | 2 | TRUE PP5V_S3 57 58 60 72 | TRUE ALL_SYS_PWRGD 28 41 51 52 | TRUE CPU_PWRGD 6 10 13 23 66 | TRUE GCORE_SW 53 | TRUE INT_PIRQA_L 24 70 | TRUE NB_CLK96M_DOT_P 50 71 | TRUE PCI_CLK33M_SB 24 30 71 | 2 | 1 |
| | | TRUE PP5V_S0 57 58 60 72 | TRUE ALL_SYS_PWRGD_AND 6 51 | TRUE CPU_SMI_L 10 23 66 | TRUE GCORE_SW_R 53 | TRUE INT_PIRQB_L 24 70 | TRUE NB_CLKREQ_L 15 60 | TRUE PCI_CLK33M_SMC 30 41 71 | | |
| 6 | 1 | TRUE PP3V3_S3 57 58 60 72 | TRUE ARR_DETECT_L 25 | TRUE CPU_STPCLK_L 10 23 66 | TRUE GCORE_VARFREQ 53 | TRUE INT_PIROC_L 24 70 | TRUE NB_FSB_RCOMP 14 | TRUE PCI_DEVSEL_L 24 70 | 2 | 1 |
| | | TRUE PP3V3_A_S0 57 58 60 72 | TRUE AUD_MIC_CLK 7 37 60 | TRUE CPU_THERMD_N 10 46 66 | TRUE GCORE_VCC 53 | TRUE INT_PIROD_L 24 70 | TRUE NB_FSB_SCOMP 14 | TRUE PCI_FRAME_L 24 70 | | |
| 5 | 9 | TRUE PP3V3_B_S0 57 58 60 72 | TRUE AUD_MIC_CLK_F 7 37 60 | TRUE CPU_THERMP_L 10 46 66 | TRUE GCORE_VDC_DIV 53 | TRUE INT_PIROE_L 24 70 | TRUE NB_FSB_SCOMP_L 14 | TRUE PCI_FW_GNT_L 24 70 | 2 | 1 |
| | | TRUE PPVCORE_S0_CPU 57 58 60 72 | TRUE AUD_MIC_DATA 7 37 60 | TRUE CPU_THERMTRIP_R 23 | TRUE GCORE_VPRM 53 | TRUE INT_PIROF_L 24 70 | TRUE NB_FSB_SWING 14 | TRUE PCI_FW_REQ_L 24 70 | | |
| 4 | 8 | TRUE PPVCORE_S0_NB_GFX 57 58 60 72 | TRUE AUD_MIC_DATA_F 60 | TRUE CPU_VCCSENSE_N 11 52 66 | TRUE GFX_VID<3..0> 16 22 53 | TRUE INT_SERIO 25 41 43 | TRUE NB_FSB_VREF 14 | TRUE PCI_IRDY_L 24 70 | 2 | 1 |
| | | TRUE XDP_TCK 6 7 10 13 66 | TRUE BATT_POS 6 7 50 | TRUE CPU_VCCSENSE_P 11 52 66 | TRUE GFX_VR_EN 6 9 16 53 | TRUE LAN_ENERGY_DET 23 | TRUE NB_RESET_L 6 16 28 | TRUE PCI_LOCK_L 24 70 | | |
| 3 | 7 | TRUE XDP_TDI 6 7 10 13 66 | TRUE BATT_POS_F 6 7 50 | TRUE CPU_VID<6..0> 11 52 66 | TRUE GLAN_COMP 23 70 | TRUE LAN_PHYPC 23 25 | TRUE NB_SB_SYNC_L 6 16 25 | TRUE PCI_PERR_L 24 70 | 2 | 1 |
| | | TRUE XDP_TDO 6 7 10 13 66 | TRUE BOOTROM_OVR_EN_L 23 25 43 | TRUE CRT_BLUE 15 63 67 | TRUE GND_1V51V05S0_SGND 54 | TRUE LCDBKLT_ENA 64 | TRUE NB_TEST1 6 16 | TRUE PCI_PERR_L 24 70 | | |
| 2 | 6 | TRUE XDP_TMS 6 7 10 13 66 | TRUE CHGR_AGATE 59 | TRUE CRT_GREEN 15 63 67 | TRUE GND_1V8S3_SGND 55 | TRUE LCDBKLT_ISET 64 | TRUE NB_TEST2 6 16 | TRUE PCI_REQ1_L 24 70 | 2 | 1 |
| | | TRUE XDP_TRST_L 6 7 10 13 66 | TRUE CHGR_AMON 59 | TRUE CRT_HSYNC_LS 63 | TRUE GND_1V8S3_SGND 55 | TRUE LCDBKLT_OVP 64 | TRUE NB_VCCSM_LF1 18 68 | TRUE PCI_REQ2_L 24 70 | | |
| 1 | 5 | TRUE XDP_CPUST_L 6 7 13 66 | TRUE CHGR_BGATE 59 | TRUE CRT_HSYNC_LS_R 63 | TRUE GND_5V3V3S5_SGND 56 | TRUE LCDBKLT_PMM_UNBUF 9 15 64 | TRUE NB_VCCSM_LF2 18 68 | TRUE PCI_SERR_L 24 70 | 2 | 1 |
| | | TRUE XDP_BPM_L<4> 6 7 10 13 66 | TRUE CHGR_BMON 59 | TRUE CRT_HSYNC_R 15 63 67 | TRUE GND_ALS_F 7 | TRUE LCDBKLT_PWRN 9 15 64 | TRUE NB_VCCSM_LF3 18 68 | TRUE PCI_STOP_L 24 70 | | |
| 9 | 4 | TRUE XDP_BPM_L<5> 6 7 10 13 66 | TRUE CHGR_BOOT 59 | TRUE CRT_RED 15 63 67 | TRUE GND_CHGR_SGND 59 | TRUE LCDBKLT_RT 64 | TRUE NB_VCCSM_LF4 18 68 | TRUE PCI_TRDY_L 24 70 | 2 | 1 |
| | | TRUE XDP_DBRESET_L 6 7 10 13 28 | TRUE CHGR_CSIN 59 | TRUE CRT_TV0_IREF 15 63 67 | TRUE GND_GCORE_PGND 53 | TRUE LCDBKLT_RTN<6..1> 7 60 64 | TRUE NB_VCCSM_LF5 18 68 | TRUE PEG_COMP 15 | | |
| 8 | 3 | TRUE XDP_PWRGD 6 7 13 | TRUE CHGR_CSIP 59 | TRUE CRT_VSYNC_LS 63 | TRUE GND_IMVP6_SGND 52 | TRUE LCDBKLT_RTN_RC<6..1> 7 60 64 | TRUE NB_VCCSM_LF6 18 68 | TRUE PEG_D2R_N<1> 15 61 67 | 2 | 1 |
| | | TRUE SPI_A_SCLK_R 6 41 49 69 | TRUE CHGR_CSON 59 | TRUE CRT_VSYNC_LS_R 63 | TRUE GND_LCDBKLT_GNDA 64 | TRUE LCDBKLT_SSTCMP 64 | TRUE NB_VCCSM_LF7 18 68 | TRUE PEG_D2R_P<1> 15 61 67 | | |
| 7 | 2 | TRUE SMC_MANUAL_RST_L 6 42 | TRUE CHGR_CSOP 59 | TRUE CRT_VSYNC_R 63 67 | TRUE GND_P1V2S3_SGND 47 | TRUE LCDBKLT_SSTCMP_RC 64 | TRUE NB_VTTLF_CAP1 7 | TRUE PEG_R2D_C_N<3..0> 15 61 67 | 2 | 1 |
| | | TRUE SMC_TCK 6 41 42 43 | TRUE CHGR_DCIN 59 | TRUE DEBUG_RESET_L 28 43 | TRUE GND_SMC_AVSS 41 42 45 53 59 | TRUE LCDBKLT_VREF 64 | TRUE NB_VTTLF_CAP2 7 | TRUE PEG_R2D_C_P<3..0> 15 61 67 | | |
| 6 | 1 | TRUE SMC_TDI 6 41 42 43 | TRUE CHGR_LOWCURRENT_GATE 59 | TRUE DLY_OFF_A 51 | TRUE HDA_BIT_CLK 7 9 23 37 69 | TRUE LCDVDD_PWRN_L 60 | TRUE NB_VTTLF_CAP3 19 | TRUE PGOOD_1V25S0 51 | 2 | 1 |
| | | TRUE SMC_TDO 6 41 42 43 | TRUE CHGR_LOWCURRENT_REF 59 | TRUE DLY_OFF_B 51 | TRUE HDA_BIT_CLK_R 23 69 | TRUE LCDVDD_PWRN_L_R 60 | TRUE ODD_PWR_EN_L 24 | TRUE PGOOD_1V8S3 51 55 | | |
| 5 | 9 | TRUE SMC_TMS 6 41 42 43 | TRUE CHGR_SGATE 59 | TRUE DLY_OFF_C 51 | TRUE HDA_DOCK_EN_L 23 | TRUE LOCAL_CTRL_CLK 7 13 15 | TRUE NB_VTTLF_CAP3 19 | TRUE PLT_RST_BUF_L 28 | 2 | 1 |
| | | TRUE SMC_TRST_L 6 41 43 | TRUE CHGR_SGATE_DIV 59 | TRUE DLY_OFF_D 51 | TRUE HDA_RST_L 23 | TRUE LOCAL_CTRL_DATA 7 13 15 | TRUE NB_VTTLF_CAP3 19 | TRUE PLT_RST_L 28 | | |
| 4 | 8 | TRUE CPU_A20M_L 6 10 23 66 | TRUE CHGR_VCOMP_R 59 | TRUE DMI_ICOMP_R 24 | TRUE HDA_RST_L_R 23 69 | TRUE LPC_AD<3..0> 23 41 43 | TRUE NB_VTTLF_CAP3 19 | TRUE PM_BATLOW_L 25 41 | 2 | 1 |
| | | TRUE CPU_DPRSTP_L 6 10 16 23 52 | TRUE CHGR_VDD 59 | TRUE DMI_N2S_N<3..0> 16 24 67 | TRUE HDA_SDIN0 7 9 23 37 69 | TRUE LPC_FRAME_L 23 41 43 | TRUE NB_VTTLF_CAP3 19 | TRUE PM_BATLOW_L 25 41 | | |
| 3 | 7 | TRUE CPU_DPSLP_L 6 10 23 66 | TRUE CHGR_VDDP 59 | TRUE DMI_N2S_P<3..0> 16 24 67 | TRUE HDA_SDIN1 7 9 23 37 69 | TRUE LSOC_H 7 | TRUE NB_VTTLF_CAP3 19 | TRUE PM_BATLOW_L 25 41 | 2 | 1 |
| | | TRUE CPU_FERR_L 6 10 23 66 | TRUE CHGR_VNEG 59 | TRUE DMI_N2N_N<3..0> 16 24 67 | TRUE HDA_SDOUT 7 9 23 37 69 | TRUE LSOC_H 7 | TRUE NB_VTTLF_CAP3 19 | TRUE PM_BATLOW_L 25 41 | | |
| 2 | 6 | TRUE NB_BSEL<0> 57 73 136 30 | TRUE CHGR_VNEG_R 59 | TRUE DMI_N2N_P<3..0> 16 24 67 | TRUE HDA_SDOUT_R 23 69 | TRUE LVDS_A_CLK_F_N 7 60 | TRUE NB_VTTLF_CAP3 19 | TRUE PM_BATLOW_L 25 41 | 2 | 1 |
| | | TRUE NB_BSEL<1> 57 73 136 30 | TRUE CK505_CLK14P3M_TIMER 30 | TRUE DVI_SYNC 7 37 63 | TRUE HDA_SYNC 23 69 | TRUE LVDS_A_CLK_F_P 7 60 | TRUE NB_VTTLF_CAP3 19 | TRUE PM_BATLOW_L 25 41 | | |
| 1 | 5 | TRUE NB_BSEL<2> 57 73 136 30 | TRUE CK505_PSA 30 71 | TRUE DVI_HOTPLUG_DET 24 61 62 | TRUE HDA_SYNC_R 23 69 | TRUE LVDS_A_CLK_N 15 60 67 | TRUE NB_VTTLF_CAP3 19 | TRUE PM_BATLOW_L 25 41 | 2 | 1 |
| | | TRUE NB_CFG<16> 6 16 | TRUE CK505_FSB_TEST_MODE 30 | TRUE DVI_HOTPLUG_DET_BUF 61 62 | | | | | | |

Functional Test Points

NB_NO_TESTS

These are normally testpoints but become NC
NO_TEST

| | | | | | | | | |
|------|------|----|---------------|----------------|---------------|---------------|----|----|
| 6297 | TRUE | NC | LVDS_VBG | NC | LVDS_VBG | 7 | 15 | |
| 6298 | TRUE | NC | NB_RSVD_31 | MAKE_BASE+TRUE | NC | NB_RSVD_31 | 7 | 16 |
| 6299 | TRUE | NC | NB_RSVD_32 | MAKE_BASE+TRUE | NC | NB_RSVD_32 | 7 | 16 |
| 6300 | TRUE | NC | NB_RSVD_33 | MAKE_BASE+TRUE | NC | NB_RSVD_33 | 7 | 16 |
| 6301 | TRUE | NC | MEM_A_RCVEN_L | NC | MEM_A_RCVEN_L | 7 | 17 | |
| 6302 | TRUE | NC | MEM_B_RCVEN_L | MAKE_BASE+TRUE | NC | MEM_B_RCVEN_L | 7 | 17 |
| 6303 | TRUE | NC | NB_RSVD_1 | MAKE_BASE+TRUE | NC | NB_RSVD_1 | 7 | 16 |
| 6304 | TRUE | NC | NB_RSVD_2 | MAKE_BASE+TRUE | NC | NB_RSVD_2 | 7 | 16 |
| 6305 | TRUE | NC | NB_RSVD_3 | MAKE_BASE+TRUE | NC | NB_RSVD_3 | 7 | 16 |
| 6306 | TRUE | NC | NB_RSVD_4 | MAKE_BASE+TRUE | NC | NB_RSVD_4 | 7 | 16 |
| 6307 | TRUE | NC | NB_RSVD_5 | MAKE_BASE+TRUE | NC | NB_RSVD_5 | 7 | 16 |
| 6308 | TRUE | NC | NB_RSVD_6 | MAKE_BASE+TRUE | NC | NB_RSVD_6 | 7 | 16 |
| 6309 | TRUE | NC | NB_RSVD_7 | MAKE_BASE+TRUE | NC | NB_RSVD_7 | 7 | 16 |
| 6310 | TRUE | NC | NB_RSVD_8 | MAKE_BASE+TRUE | NC | NB_RSVD_8 | 7 | 16 |
| 6311 | TRUE | NC | NB_RSVD_14 | MAKE_BASE+TRUE | NC | NB_RSVD_14 | 7 | 16 |
| 6312 | TRUE | NC | NB_RSVD_21 | MAKE_BASE+TRUE | NC | NB_RSVD_21 | 7 | 16 |
| 6313 | TRUE | NC | NB_RSVD_22 | MAKE_BASE+TRUE | NC | NB_RSVD_22 | 7 | 16 |
| 6314 | TRUE | NC | NB_RSVD_23 | MAKE_BASE+TRUE | NC | NB_RSVD_23 | 7 | 16 |
| 6315 | TRUE | NC | NB_RSVD_24 | MAKE_BASE+TRUE | NC | NB_RSVD_24 | 7 | 16 |
| 6316 | TRUE | NC | NB_RSVD_25 | MAKE_BASE+TRUE | NC | NB_RSVD_25 | 7 | 16 |
| 6317 | TRUE | NC | NB_RSVD_26 | MAKE_BASE+TRUE | NC | NB_RSVD_26 | 7 | 16 |
| 6318 | TRUE | NC | NB_RSVD_27 | MAKE_BASE+TRUE | NC | NB_RSVD_27 | 7 | 16 |
| 6319 | TRUE | NC | NB_RSVD_35 | MAKE_BASE+TRUE | NC | NB_RSVD_35 | 7 | 16 |
| 6320 | TRUE | NC | NB_RSVD_36 | MAKE_BASE+TRUE | NC | NB_RSVD_36 | 7 | 16 |
| 6321 | TRUE | NC | NB_CFG_10 | MAKE_BASE+TRUE | NC | NB_CFG_10 | 7 | 16 |
| 6322 | TRUE | NC | NB_CFG_11 | MAKE_BASE+TRUE | NC | NB_CFG_11 | 7 | 16 |
| 6323 | TRUE | NC | NB_CFG_14 | MAKE_BASE+TRUE | NC | NB_CFG_14 | 7 | 16 |
| 6324 | TRUE | NC | NB_CFG_15 | MAKE_BASE+TRUE | NC | NB_CFG_15 | 7 | 16 |
| 6325 | TRUE | NC | NB_CFG_17 | MAKE_BASE+TRUE | NC | NB_CFG_17 | 7 | 16 |
| 6326 | TRUE | NC | NB_NC_1 | MAKE_BASE+TRUE | NC | NB_NC_1 | 7 | 16 |
| 6327 | TRUE | NC | NB_NC_2 | MAKE_BASE+TRUE | NC | NB_NC_2 | 7 | 16 |
| 6328 | TRUE | NC | NB_NC_3 | MAKE_BASE+TRUE | NC | NB_NC_3 | 7 | 16 |
| 6329 | TRUE | NC | NB_NC_4 | MAKE_BASE+TRUE | NC | NB_NC_4 | 7 | 16 |
| 6330 | TRUE | NC | NB_NC_5 | MAKE_BASE+TRUE | NC | NB_NC_5 | 7 | 16 |
| 6331 | TRUE | NC | NB_NC_6 | MAKE_BASE+TRUE | NC | NB_NC_6 | 7 | 16 |
| 6332 | TRUE | NC | NB_NC_7 | MAKE_BASE+TRUE | NC | NB_NC_7 | 7 | 16 |
| 6333 | TRUE | NC | NB_NC_8 | MAKE_BASE+TRUE | NC | NB_NC_8 | 7 | 16 |
| 6334 | TRUE | NC | NB_NC_9 | MAKE_BASE+TRUE | NC | NB_NC_9 | 7 | 16 |
| 6335 | TRUE | NC | NB_NC_10 | MAKE_BASE+TRUE | NC | NB_NC_10 | 7 | 16 |
| 6336 | TRUE | NC | NB_NC_11 | MAKE_BASE+TRUE | NC | NB_NC_11 | 7 | 16 |
| 6337 | TRUE | NC | NB_NC_12 | MAKE_BASE+TRUE | NC | NB_NC_12 | 7 | 16 |
| 6338 | TRUE | NC | NB_NC_13 | MAKE_BASE+TRUE | NC | NB_NC_13 | 7 | 16 |
| 6339 | TRUE | NC | NB_NC_14 | MAKE_BASE+TRUE | NC | NB_NC_14 | 7 | 16 |
| 6340 | TRUE | NC | NB_RSVD_29 | MAKE_BASE+TRUE | NC | NB_RSVD_29 | 7 | 16 |
| 6341 | TRUE | NC | NB_RSVD_28 | MAKE_BASE+TRUE | NC | NB_RSVD_28 | 7 | 16 |
| 6342 | TRUE | NC | NB_RSVD_30 | MAKE_BASE+TRUE | NC | NB_RSVD_30 | 7 | 16 |
| 6343 | TRUE | NC | CRT_DDC_CLK | NC | CRT_DDC_CLK | 7 | 15 | |
| 6344 | TRUE | NC | CRT_DDC_DATA | MAKE_BASE+TRUE | NC | CRT_DDC_DATA | 7 | 15 |

Power Supply NO_TESTS

NO_TEST

CLOCK_NO_TESTS

NO_TEST



LVDS_NO_TESTS

NO_TEST

FUNC TEST - BATTERY CONNECTOR

| | | | |
|----|------|------|-------------------|
| x3 | 6460 | TRUE | BATT POS |
| x3 | 6460 | TRUE | GND |
| | 6460 | TRUE | SMC BS ALRT L |
| | 6460 | TRUE | SMBUS SMC BSA SCL |
| | 6460 | TRUE | SMBUS SMC BSA SDA |

FUNC TEST - DC-IN CONNECTOR

| | | | |
|----|--|------|-------------|
| x2 |  | TRUE | PP18V5_DCIN |
| | | TRUE | SYS_ONEWIRE |
| x2 |  | TRUE | GND |

FUNC TEST - TEMP SENSOR CONNECTOR

| | | | | |
|------|------|--------------------|---|----|
| 6460 | TRUE | SMBUS_SMC_0_S0_SCL | 6 | 41 |
| 6460 | TRUE | SMBUS_SMC_0_S0_SDA | 6 | 41 |
| 6460 | TRUE | PP3V3_A_S0 | 6 | 41 |

FUNC TEST - FAN CONNECTOR

| | | | | |
|------|------|-------------|---|----|
| 6460 | TRUE | PP5V_S0 | 6 | 41 |
| 6460 | TRUE | FAN_RT_PWM | 6 | 41 |
| 6460 | TRUE | FAN_RT_TACH | 6 | 41 |
| 6460 | TRUE | GND | 6 | 41 |

FUNC TEST - CAMERA USB, LVDS, ALS

| | | | | | |
|----|------|------|---------------------|---|----|
| x2 | 6460 | TRUE | PP5V_S3_CAMERA_F | 6 | 60 |
| | 6460 | TRUE | USB2_CAMERA_F_P | 6 | 60 |
| | 6460 | TRUE | USB2_CAMERA_F_N | 6 | 60 |
| | 6460 | TRUE | LCDBKLT RTN<1..6> | 6 | 60 |
| | 6460 | TRUE | LVDS_A_DATA_N<0..2> | 6 | 60 |
| | 6460 | TRUE | LVDS_A_DATA_P<0..2> | 6 | 60 |
| | 6460 | TRUE | PPVOUT_S0_LCDBKLT | 6 | 60 |
| | 6460 | TRUE | LVDS_A_CLK_F_N | 6 | 60 |
| | 6460 | TRUE | LVDS_A_CLK_F_P | 6 | 60 |
| | 6460 | TRUE | LVDS_DDC_CLK | 6 | 60 |
| | 6460 | TRUE | LVDS_DDC_DATA | 6 | 60 |
| | 6460 | TRUE | PP3V3_S0_LCD_F | 6 | 60 |

FUNC TEST - AUDIO CONNECTOR

| | | | | |
|------|------|--------------|---|----|
| 6460 | TRUE | HDA_SYNC | 6 | 9 |
| 6460 | TRUE | HDA_BIT_CLK | 6 | 9 |
| 6460 | TRUE | AUD_MIC_DATA | 6 | 37 |
| 6460 | TRUE | HDA_SDOIT | 6 | 9 |
| 6460 | TRUE | PPBUS_G3H | 6 | 9 |
| 6460 | TRUE | HDA_SDINO | 6 | 9 |
| 6460 | TRUE | AUD_MIC_CLK | 6 | 37 |
| 6460 | TRUE | PM_SLP_S3_L | 6 | 25 |

FUNC TEST - IPD CONNECTOR

| | | | | |
|------|------|--------------------|---|----|
| 6460 | TRUE | SMC_LID | 6 | 40 |
| 6460 | TRUE | PP3V42_G3H_IPD_F | 6 | 40 |
| 6460 | TRUE | SMC_SYS_KBDLED | 6 | 40 |
| 6460 | TRUE | SMC_SYS_LED | 6 | 40 |
| 6460 | TRUE | USB2_WSPRING_N | 6 | 9 |
| 6460 | TRUE | USB2_WSPRING_P | 6 | 9 |
| 6460 | TRUE | SMC_ONOFF_L | 6 | 7 |
| 6460 | TRUE | USB_IR_N | 6 | 9 |
| 6460 | TRUE | USB_IR_P | 6 | 9 |
| 6460 | TRUE | PP5V_S0_KBDLED_F | 6 | 7 |
| 6460 | TRUE | PP5V_S3_TOPCASE_F | 6 | 40 |
| 6460 | TRUE | SMBUS_SMC_A_S3_SCL | 6 | 7 |
| 6460 | TRUE | SMBUS_SMC_A_S3_SDA | 6 | 7 |
| 6460 | TRUE | SMC_ONOFF_L | 6 | 7 |
| 6460 | TRUE | USB_IR_N | 6 | 9 |
| 6460 | TRUE | USB_IR_P | 6 | 9 |
| 6460 | TRUE | PP5V_S0_KBDLED_F | 6 | 7 |
| 6460 | TRUE | LSOC_H_R | 6 | |

REQUIRED NETS

FUNC TEST - XDP/ITP CONNECTOR

| | | | | |
|------|------|-----------------|---|----|
| 6460 | TRUE | XDP_BPM_L<0..5> | 6 | 10 |
| 6460 | TRUE | NB_BSEL<0..2> | 6 | 10 |
| 6460 | TRUE | NB_CFG<3..8> | 6 | 13 |
| 6460 | TRUE | XDP_PWRGD | 6 | 13 |
| 6460 | TRUE | XDP_OBS20 | 6 | 13 |
| 6460 | TRUE | TP_XDP_HOOK2 | 6 | 13 |
| 6460 | TRUE | TP_XDP_HOOK3 | 6 | 13 |
| 6460 | TRUE | LOCAL_CTRL_DATA | 6 | 13 |
| 6460 | TRUE | LOCAL_CTRL_CLK | 6 | 13 |
| 6460 | TRUE | XDP_TCK | 6 | 13 |
| 6460 | TRUE | SMC_WAKE_SCI_L | 6 | 13 |
| 6460 | TRUE | EXTAUSB_OC_L | 6 | 13 |
| 6460 | TRUE | SB_GPIO40 | 6 | 13 |
| 6460 | TRUE | USB_EXTD_OC_L | 6 | 13 |
| 6460 | TRUE | WOW_EN | 6 | 13 |
| 6460 | TRUE | PM_LATRIGGER_L | 6 | 13 |
| 6460 | TRUE | EXTGPU_LVDS_EN | 6 | 13 |
| 6460 | TRUE | SB_GPIO30 | 6 | 13 |
| 6460 | TRUE | EXTBUSB_OC_L | 6 | 13 |
| 6460 | TRUE | XDP_CLK_P | 6 | 13 |
| 6460 | TRUE | XDP_CLK_N | 6 | 13 |
| 6460 | TRUE | XDP_CPURST_L | 6 | 13 |
| 6460 | TRUE | XDP_DBRESET_L | 6 | 13 |
| 6460 | TRUE | XDP_TDO | 6 | 13 |
| 6460 | TRUE | XDP_TRST_L | 6 | 13 |
| 6460 | TRUE | XDP_TDI | 6 | 13 |
| 6460 | TRUE | XDP_TMS | 6 | 13 |
| 6460 | TRUE | PP3V3_A_S0 | 6 | 13 |
| 6460 | TRUE | PP1V05_S0 | 6 | 13 |
| 6460 | TRUE | GND | 6 | 13 |

FUNC TEST - RIO HATCH CONNECTOR

| | | | | |
|------|------|----------------------|---|----|
| 6460 | TRUE | HDMI_HOST | 6 | 37 |
| 6460 | TRUE | DVI_HOST | 6 | 37 |
| 6460 | TRUE | TMDS_HTPLG | 6 | 37 |
| 6460 | TRUE | TMDS_DDC_SDA | 6 | 37 |
| 6460 | TRUE | TMDS_DDC_SCL | 6 | 37 |
| 6460 | TRUE | VGA_VSYNC | 6 | 37 |
| 6460 | TRUE | VGA_HSYNC | 6 | 37 |
| 6460 | TRUE | TMDS_TX_CONN_CLK_P | 6 | 37 |
| 6460 | TRUE | TMDS_TX_CONN_CLK_N | 6 | 37 |
| 6460 | TRUE | TMDS_TX_CONN_P<0..2> | 6 | 37 |
| 6460 | TRUE | TMDS_TX_CONN_N<0..2> | 6 | 37 |
| 6460 | TRUE | USB2_EXT_A_F_P | 6 | 37 |
| 6460 | TRUE | USB2_EXT_A_F_N | 6 | 37 |
| 6460 | TRUE | PP5V_S3_USB2_EXT_A_F | 6 | 37 |
| 6460 | TRUE | PP5V_S0_DVIPORT | 6 | 37 |
| 6460 | TRUE | VGA_B | 6 | 37 |
| 6460 | TRUE | VGA_G | 6 | 37 |
| 6460 | TRUE | VGA_R | 6 | 37 |
| 6460 | TRUE | GND | 6 | 37 |

FUNC TEST - AIRPORT

| | | | | |
|------|------|---------------------|---|---|
| 6460 | TRUE | CK505_SRC_CLKREQ6_L | 6 | 9 |
| 6460 | TRUE | PCIE_WAKE_L | 6 | 9 |
| 6460 | TRUE | AIRPORT_RST_L | 6 | 9 |
| 6460 | TRUE | SMBUS_SMC_A_S3_SCL | 6 | 9 |
| 6460 | TRUE | SMBUS_SMC_A_S3_SDA | 6 | 9 |
| 6460 | TRUE | GND | 6 | 9 |

FUNC TEST - Power Supplies

| | | | |
|------|-------------------|---|---|
| 6460 | PPVCORE_S0_CPU | 6 | 8 |
| 6460 | PP0V9_S0 | 6 | 8 |
| 6460 | PP1V05_S0 | 6 | 8 |
| 6460 | PP1V25_S0 | 6 | 8 |
| 6460 | PP1V5_S0 | 6 | 8 |
| 6460 | PP1V8_S0 | 6 | 8 |
| 6460 | PPVCORE_S0_NB_GFX | 6 | 8 |
| 6460 | PP5V_S0 | 6 | 8 |
| 6460 | PP3V3_S0 | 6 | 8 |
| 6460 | PP1V8_S3 | 6 | 8 |
| 6460 | PP3V3_S3 | 6 | 8 |
| 6460 | PP5V_S3 | 6 | 8 |
| 6460 | PP3V3_S5 | 6 | 8 |
| 6460 | PP5V_S5 | 6 | 8 |
| 6460 | PP3V42_G3H | 6 | 8 |
| 6460 | PP18V5_G3H | 6 | 8 |
| 6460 | PPDCIN_G3H | 6 | 8 |
| 6460 | PPBUS_G3H | 6 | 8 |
| 6460 | PPBUS_R_G3H | 6 | 8 |

FUNC TEST - M93 WIRELESS CONNECTOR

| | | | |
|------|-----------------------|---|----|
| 6460 | PLT_RST_L | 6 | 24 |
| 6460 | PCIE_WAKE_L | 6 | 7 |
| 6460 | CK505_SRC_CLKREQ6_L | 6 | 7 |
| 6460 | PCIE_CLK100M_MINI_N_F | 6 | 36 |
| 6460 | PCIE_CLK100M_MINI_P_F | 6 | 36 |
| 6460 | PCIE_E_D2R_N_F | 6 | 36 |
| 6460 | PCIE_E_D2R_P_F | 6 | 36 |
| 6460 | PCIE_E_R2D_C_N_F | 6 | 7 |
| 6460 | PCIE_E_R2D_C_P_F | 6 | 7 |
| 6460 | AIRPORT_RST_L | 6 | 7 |
| 6460 | SMB_AIRPORT_CONN_CLK | 6 | 36 |
| 6460 | SMB_AIRPORT_CONN_DATA | 6 | 36 |
| 6460 | PCIE_E_R2D_C_N_F | 6 | 7 |
| 6460 | PCIE_E_R2D_C_P_F | 6 | 7 |
| 6460 | PP3V3_S3_AP_AUX | 6 | 36 |

x1 6460 GND

NICE2HAVE NETS

Functional Test and No-Tests

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7230

REV.

B.0.0

SCALE


NONE


SHT


7

OF

73







CPU FSB

SYNC_MASTER= (MASTER) SYNC_DATE= (MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



CPU Power & Ground

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7230 | B.0.0 |
| SCALE | NONE | SHT | OF |
| | | 11 | 73 |



LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU

LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU

LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU

LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU

LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU

LAYOUT NOTE:

PLACE ON OPPOSITE SIDE OF CPU

LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU

PLACE ON SAME SIDE AS CPU

Intel recommends 3x220UF @ 9mOHM

```
66 52 11 6 CPU VID<0..6> IMVP6 VID<0..6> 66
MAKE_BASE=TRUE
```



1X 330UF, 12X 2.2U

```
LAYOUT NOTE:
PLACE C1290 CLOSE TO CPU
PLACE C1283-C1288 CLOSE TO FSB ADDRESS PINS
PLACE C1291-C1296 CLOSE TO FSB DATA PINS
```


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

III NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|--|------------------|-----------------------------------|----------------------|
|  APPLE INC. | SIZE D | DRAWING NUMBER 051-7230 | REV. B.0.0 |
| | SCALE NONE | SHT OF 12 73 | |

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.


Use with 920-0451 adapter board to support CPU, NB & SB debugging.




Direction of XDP module to edge of board

Please avoid any obstructions

| | |
|--|----------------------|
| eXtended Debug Port (XDP) | |
| SYNC_MASTER=M75 | SYNC_DATE=01/24/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

| | | | |
|--|-------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7230 | B.0.0 |
| | SCALE | SHT OF | |
| | NONE | 13 | 73 |



```

                                NB CPU Interface
SYNCH_MASTER=(MASTER)                                SYNCH_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
I I NOT TO REPRODUCE OR COPY IT
I I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable


Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.

Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLL and VCCA_DPLL to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.




NB PEG / Video Interfaces
SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7230 | B.0.0 |
| SCALE | SHT | OF |
| NONE | 15 | 73 |



D

C

B



A

D

C

B

A



NB DDR2 Interfaces

SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






NB Standard Decoupling
SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D


NOTE: This filter is required even if using only external graphics.
VCCD_TVDAC also powers internal thermal sensors.




C



B



A



Current numbers from Crestline EDS Addendum, doc #20127.

D

Layout Note:
These 2 caps should be
within 6.35 mm of NB edge

C

Layout Note:
These 11 caps should be
within 6.35 mm of NB edge

B

NB Graphics Decoupling

SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7230 | B.0.0 |
| SCALE | SHT | OF |
| NONE | 22 | 73 |





NOTE:
VccHDA and VccSusbHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.
Current figures provided assume 1.5V.

| | |
|--|----------------------|
| SB Power & Ground | |
| SYNC_MASTER=M70 | SYNC_DATE=01/09/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

| | | | |
|--|---------------|----------------------------|---------------|
|  APPLE INC. | SIZE D | DRAWING NUMBER 051-7230 | REV. B.0.0 |
| | SCALE NONE | SHT 26 OF 73 | |

Platform Reset Connections

Unbuffered

Buffered

SB RTC Crystal Circuit

This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Silk: "SYS RST"

Place R2898 pads on bottom side near board edge

SB Misc

SYNC_MASTER=M70

SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7230

SHT


28

REV.

B.0.0

OF






73



| | |
|--|----------------------|
| Clock (CK505) | |
| SYNC_MASTER=M70 | SYNC_DATE=02/01/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

CLK Termination




CLKREQ Controls



| FS_C | FS_B | FS_A | CPU |
|------|------|------|--------|
| 0 | 0 | 0 | 266M |
| 0 | 0 | 1 | 133M |
| 0 | 1 | 1 | 166M |
| 0 | 1 | 0 | 200M |
| 1 | 1 | 0 | 400M |
| 1 | 1 | 1 | Resrvd |
| 1 | 0 | 1 | 100M |
| 1 | 0 | 0 | 333M |

NOSTUFF R3082, R3086, R3090
FOR MANUAL CPU FREQUENCY

CPU speed is currently set to 200MHz




Clock Termination


SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7230 | B.0.0 |
| SCALE | SHT | OF |
| NONE | 30 | 73 |



DDR2 DRAM Channel A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I I NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

| | | | | | |
|-------|------|----------------|----------|------|-------|
| SIZE | D | DRAWING NUMBER | 051-7230 | REV. | B.0.0 |
| SCALE | NONE | SHT | 31 | OF | 73 |









TWO 0402 CAPS ALONG PACKAGE EDGE

THREE 0603 CAPS SPREAD TO COVER ALL 8 PARTS

COLUMN OF THREE 0402 CAPS BETWEEN PACKAGES

| DDR2 BYPASSING 1 | | |
|--|--|----------------------|
| SYNC_MASTER=MEMORY | | SYNC_DATE=06/20/2005 |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|--|------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7230 | B.0.0 |
| SCALE | | SHT | OF |
| NONE | | 34 | 73 |



8
7
6
5
4
3
2
1

D
C
B
A

8
7
6
5
4
3
2
1

D
C
B
A

DDR2 BYPASSING 2

SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7230 | B.0.0 |
| SCALE | | SHT | OF |
| NONE | | 35 | 73 |

M93 WIRELESS AIRPORT & BT CONNECTOR



APN: 516S0580

Wireless M93 Connector


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7230 | B.0.0 |
| SCALE | SHT | OF |
| NONE | 36 | 73 |



Micro DVI, USB, to RIO Hatch Assembly

Audio Connector

| | | | |
|--|------|--------------------|-------|
| Hatch and Audio Connectors | | | |
| SYNC_MASTER=(MASTER) | | SYNC_DATE=(MASTER) | |
| NOTICE OF PROPRIETARY PROPERTY | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | | |
| II NOT TO REPRODUCE OR COPY IT | | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | | |
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7230 | B.0.0 |
| SCALE | NONE | SHT | OF |
| | | 37 | 73 |



PATA HDD CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY I


DO NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC

| | | |
|-----------|----------------------------|---------------|
| SIZE D | DRAWING NUMBER 051-7230 | REV. B.0.0 |
| SCALE | SHT 30 OF 33 | |

USB 2.0 CONNECTOR




USB / SMC MUX




| | |
|--|----------------------|
| USB EXTERNAL CONNECTORS | |
| SYNC_MASTER=M70 | SYNC_DATE=01/09/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| III NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

IPD Connector



Power Button Inverter



IPD Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7230 | B.0.0 |
| SCALE | SHT | OF |
| NONE | 40 | 73 |

SMC



NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

OMIT U4900
HS82117
LGA
(1 OF 3)

OMIT

U4900
HS82117
LGA
(2 OF 3)

SMC

| | |
|-----------------|----------------------|
| SYNC_MASTER=M70 | SYNC_DATE=01/09/2007 |
|-----------------|----------------------|

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.

| | | |
|---------------|----------------------------|-------------|
| SIZE D | DRAWING NUMBER 051-7230 | REV. B.0 |
| SCALE NONE | SHT 41 | OF 73 |



D

C

B

A

D

C

B

A

SMC Reset Button / Brownout Detect

SMC 1.05V to 3.3V Level Shifting

Silk: "SMC RST"
Place R5001 on bottom side
near board edge

Q5030 will pull down
SMC_MANUAL_RST_L in the event
of a keyboard SMC Reset
generated when left shift,option,and control
and the power button is depressed.

Debug Power Button

Silk: "PWR BTN"
Place on bottom side
near board edge

SMC Crystal Circuit

APN: 197S0231

SMC AVREF Supply

R5011 CLOSE TO SB

SMC 3.3V to 1.05V Level Shifting

Battery Pack Status

3.3V TO PBUS LEVEL SHIFTING

SMC SUPPORT

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

DRAWING NUMBER

REV.

D

051-7230

B.0.0


SCALE

SHT

OF

73

LPC+SPI Connector





LPC+SPI Debug Connector
SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7230 | B.0.0 |
| SCALE | SHT | OF |
| NONE | 43 | 73 |






| Voltage Sensors | | |
|--|--|----------------------|
| SYNC_MASTER=M70 | | SYNC_DATE=01/09/2007 |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |


| | | | |
|--|---------------|----------------------------|---------------|
|  APPLE INC. | SIZE D | DRAWING NUMBER 051-7230 | REV. B.0.0 |
| | SCALE NONE | SHT 45 | OF 73 |




REMOTE TEMP AT HEAT SPREADER




CPU THERMAL DIODE



LOCAL TEMP NEAR POWER SUPPLIES




| TEMPERATURE SENSORS | |
|--|----------------------|
| SYNC_MASTER=M70 | SYNC_DATE=01/09/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

| | | | |
|--|---------------|----------------------------|---------------|
|  APPLE INC. | SIZE D | DRAWING NUMBER 051-7230 | REV. B.0.0 |
| | SCALE NONE | SHT 46 | OF 73 |

| | | | |
|---|---|---|---|
| 6 | 5 | 4 | 3 |
|---|---|---|---|

<http://24hcongnghe.org>

FAN CONNECTOR



Fan

| | | |
|-----------------|----------------------|---|
| SYNC_MASTER=M70 | SYNC_DATE=01/09/2007 | Λ |
|-----------------|----------------------|---|

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | |
|------|----------------|------|
| SIZE | DRAWING NUMBER | REV. |
|------|----------------|------|

| | | |
|---|----------|-------|
| D | 051-7230 | B.0.0 |
|---|----------|-------|

| | | |
|-------|-----|----|
| SCALE | SHT | OF |
|-------|-----|----|

| | | |
|------|----|----|
| NONE | 47 | 73 |
|------|----|----|



APPLE INC.

D

051-7230

3.0.0

SCALE

| | |
|---|--|
| | |
| E | |

| |
|-----|
| SHT |
|-----|

OF

| | |
|--|--|
| | |
|--|--|


1

NONE

1

73

SUDDEN MOTION SENSOR




I2C addresses:

ADDR low => 0x30, 0x31


ADDR high => 0x32, 0x33

Alias SCL/SDA to GND if using analog outputs only

Desired orientation when
placed on board top-side:



Desired orientation when
placed on board bottom-side:



Sudden Motion Sensor (SMS)

SYNC_MASTER=M76_MLB

SYNC_DATE=01/12/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7230 B.0.0

SCALE NONE SHT 48 OF 73

SPI ROM



SPI ROMs

SYNC_MASTER=WFERRY SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7230 | B.0.0 |
| SCALE | SHT | OF |
| NONE | 49 | 73 |

| | | | |
|---|---|---|---|
| 6 | 5 | 4 | 3 |
|---|---|---|---|


<http://24hcongnghe.org>




BATTERY INTERFACE




| | |
|---|----------------------|
| DC-In & Battery Connectors | |
| SYNC_MASTER=M70 | SYNC_DATE=01/09/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

| | | | |
|--|-------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7230 | B.0.0 |
| | SCALE | SHT | OF |
| | NONE | 50 | 73 |



IMVP6 CPU VCORE REGULATOR



NOTE 1: C7132,C7133 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

| | MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|-------------|----------------|----------------|
| IMVP6_PHASE | 1.5 MM | 0.20 MM |
| IMVP6_BOOT | 0.25 MM | 0.20 MM |
| IMVP6_UGATE | 1.5 MM | 0.20 MM |
| IMVP6_LGATE | 1.5 MM | 0.20 MM |

| | MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|----------------|----------------|----------------|
| IMVP6_OCSET | 0.25 MM | 0.20 MM |
| IMVP6_VSUM | 0.25 MM | 0.20 MM |
| GND_IMVP6_SGND | 0.50 MM | 0.20 MM |
| PPVCORE_S0_CPU | 0.25 MM | 0.20 MM |
| IMVP6_DROOP | 0.25 MM | 0.20 MM |
| IMVP6_DFB | 0.25 MM | 0.20 MM |
| IMVP6_SOFT | 0.25 MM | 0.20 MM |
| IMVP6_RBIAS | 0.25 MM | 0.20 MM |
| IMVP6_VDIFF | 0.25 MM | 0.20 MM |
| IMVP6_FB | 0.25 MM | 0.20 MM |
| IMVP6_COMP | 0.25 MM | 0.20 MM |
| IMVP6_VW | 0.25 MM | 0.20 MM |
| IMVP6_PVCC | 0.25 MM | 0.20 MM |
| IMVP6_COMP_RC | 0.25 MM | 0.20 MM |
| IMVP6_FB_RC | 0.25 MM | 0.20 MM |
| IMVP6_VDIFF_RC | 0.25 MM | 0.20 MM |

IMVP6 CPU VCore Regulator

SYNC_MASTER=POWER SYNC_DATE=07/13/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7230 | B.0.0 |
| SCALE | SHT | OF |
| NONE | 52 | 73 |

6 5 4 3
P VCOFF POWER SUPPLY




| | | MIN_LINE_WIDTH | MIN_NECK_WIDTH | |
|---------|--------------|----------------|----------------|------|
| 53 | GCORE_CSCOMP | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_CSPB | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_LLIN | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_RT | 0.3 MM | 0.20 MM | 0.30 |
| 53 16 9 | GFX_VR_EN | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_COMP | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_FB | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_FBRN | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_PMON | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_PMONFS | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_RPM | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_VRPM | 0.3 MM | 0.20 MM | 0.30 |
| 53 | GCORE_FBM_R | 0.3 MM | 0.20 MM | 0.30 |

| | | | |
|--|-------|----------------|-------|
|  APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7230 | B.0.0 |
| | SCALE | SHT OF | |
| | NONE | 53 | 73 |

1.5V/1.05V POWER SUPPLY

| State | PM_SLP_S3_L | PP1V5_S0 | PP1V05_S0 |
|-------------|-------------|----------|-----------|
| S0 | HIGH | 1.5V | 1.05V |
| S3/S5/G3Hot | LOW | 0.0V | 0.00V |




| 1.5V/1.05V Supplies | |
|--|----------------------|
| SYNC_MASTER=M70 | SYNC_DATE=01/09/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7230 | B.0.0 |
| SCALE | | SHT | OF |
| NONE | | 54 | 73 |

1.8V/0.9V POWER SUPPLY


| State | PM_S4_STATE_L | PM_SLP_S3_I | PP1V8_S3 | PP0V9_S0 |
|----------|---------------|-------------|----------|----------|
| S0 | HIGH | HIGH | 1.8V | 0.9V |
| S3 | HIGH | LOW | 1.8V | 0.0V |
| S5/G3Hot | LOW | LOW | 0.0V | 0.0V |

$$V_{out} = 0.75V * (1 + R_a / R_b)$$



PWM FREQ. = 400 kHz
MAX CURRENT = 11A
(inductor limited)

| | |
|--|----------------------|
| 1.8V/0.9V Supplies | |
| SYNC_MASTER=M70 | SYNC_DATE=01/09/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |




| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7230 | B.0.0 |
| SCALE | SHT | OF |
| NONE | 55 | 73 |

5V/3.3V POWER SUPPLY

| State | SMC_PM_G2_EN | PP3V3_G3H | PP5V_S5 | PP3V3_S5 |
|----------|--------------|-----------|---------|----------|
| G3H | LOW | 3.3V | 0.0V | 0.0V |
| S0/S3/S5 | HIGH | 3.3V | 5.0V | 3.3V |

$$V_{out} = 1V * (1 + R_a / R_b)$$
$$5.106V = 1V * (1 + 20K / 4.87K)$$



Routing Note:
The discharge path (VO2) should have a dedicated trace to the output cap; separate from the output voltage sensing trace,

Routing Note:
put 6 vias under the thermal pad (pin 33)

PWM FREQ. = 280 kHz
MAX CURRENT = 6.0A
(inductor limited)

PWM FREQ. = 430 kHz
MAX CURRENT = 7.8A
(OCP setting limited)

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|-------------|------------------------------|
| 128S0093 | 128S0092 | ? | C7682,C7680 | KEMET TS20V336M016AT80457610 |
| 128S0093 | 128S0092 | ? | C7640 | KEMET TS20V336M016AT80457610 |

Placement Note:
R7601,C7605 close to U7600 pin 20.
C7602 close to U7600 pin 22.
C7604 close to U7600 pin 21.
C7603 close to U7600 pin 19.
R7605,R7603 close to U7600.

5V/3.3V Supplies

SYNC_MASTER=M70

SYNC_DATE=02/01/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

http://24hcongnghe.org

3.425V G3H SUPPLY



1.25V S0 REGULATOR



3.42V/1.25V Switcher

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL

1.8V S3 RUN/SS CONTROL



S3 FET & S3/S5 Control
SYNC_MASTER=M70 SYNC_DATE=02/01/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



| | | | | | |
|-------|------|----------------|----------|------|-------|
| SIZE | D | DRAWING NUMBER | 051-7230 | REV. | B.0.0 |
| SCALE | NONE | SHT | 58 | OF | 73 |

| | | | |
|------|--------|---|-----------|
| 6 | 5 | 4 | 3 |
| PBUS | SUPPLY | / | BATTERY C |






APN: 518S0356


LVDS, Camera Conn. and ALS Conn.
SYNC_MASTER=GPU SYNC_DATE=06/23/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7230 | B.0.0 |
| SCALE | SHT | OF | 73 |
| NONE | 60 | | |




http://24hcongnghe.org

SST8051 microcontroller for HDCP support




NB VIDEO ALIASES




Video Connectors

TMDS(MICRO DVI) INTERFACE
EXTERNAL VIDEO (VGA) INTERFACE


Isolation required for DVI power switch




PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR CONNECTOR



PLACE THE RESISTOR CLOSE TO GMCH AND THE CAP NEAR THE CONNECTOR



These nets connect
to RIO connector



Place components near J4200
unless otherwise noted

DVI CONNECTIONS

| | |
|-----------------|----------------------|
| SYNC_MASTER=M70 | SYNC_DATE=01/09/2007 |
|-----------------|----------------------|

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| |
|------|
| SIZE |
| D |

| |
|----------------|
| DRAWING NUMBER |
|----------------|

051-7230

REV.


B.0.0

| | |
|-------|--|
| SCALE | |
|-------|--|

| |
|-----|
| SHT |
|-----|

1

LED Backlight Driver



Place R9771-R9776,C9771-C9776 close to J9000

LED Backlight Driver

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|------------|------|----------------|-------|
| APPLE INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7230 | B.0.0 |
| SCALE | | SHT | OF |
| NONE | | 64 | 73 |

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM_LINE_WIDTH | MINIMUM_NECK_WIDTH | MAXIMUM_NECK_LENGTH | DIFFPAIR_PRIMARY_GAP | DIFFPAIR_NECK_GAP |
|-------------------|------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FSB_55S | ISL3,ISL10 | Y | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| FSB_55S | * | Y | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| FSB_DSTB_55S | * | =1:1_DIFFPAIR | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =1:1_DIFFPAIR | =1:1_DIFFPAIR |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE_SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_4MIL | * | 0.100 MM | ? |
| FSB_9MIL | * | 0.228 MM | ? |
| FSB_DATA | * | =FSB_4MIL | ? |
| FSB_DATA2DATA | * | =FSB_4MIL | ? |
| FSB_DSTB | * | =FSB_9MIL | ? |
| FSB_DATA2DSTB | * | =FSB_9MIL | ? |
| FSB_ADDR | * | =FSB_4MIL | ? |
| FSB_ADDR2ADDR | * | =FSB_4MIL | ? |
| FSB_ADSTB | * | =FSB_9MIL | ? |
| FSB_ADDR2ADSTB | * | =FSB_9MIL | ? |
| FSB_COMMON | * | =FSB_4MIL | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| FSB_ADDR | FSB_ADDR | * | FSB_ADDR2ADDR |
| FSB_ADDR | FSB_ADSTB | * | FSB_ADDR2ADSTB |
| FSB_DATA | FSB_DATA | * | FSB_DATA2DATA |
| FSB_DATA | FSB_DSTB | * | FSB_DATA2DSTB |

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.

NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU / FSB Net Properties

| ELECTRICAL_CONSTRAINT_SET | PHYSICAL | NET_TYPE | SPACING |
|---------------------------|--------------|--------------|-----------------|
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB ADS L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB BNR L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB BPRI L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB BREQ0 L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB DBSY L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB DEFER L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB DPWR L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB DRDY L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB HIT L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB HITM L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB LOCK L |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB RS L<2..0> |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB TRDY L |
| FSB_CPUWST_1 | FSB_55S | FSB_COMMON | FSB CPURST L |
| FSB_DATA_GROUP0 | FSB_55S | FSB_DATA | FSB D L<15..0> |
| FSB_DATA_GROUP0 | FSB_55S | FSB_DATA | FSB DINV L<0> |
| FSB_DSTB0 | FSB_DSTB_55S | FSB_DSTB | FSB DSTB L P<0> |
| | FSB_DSTB_55S | FSB_DSTB | FSB DSTB L N<0> |
| FSB_DATA_GROUP1 | FSB_55S | FSB_DATA | FSB D L<31..16> |
| FSB_DATA_GROUP1 | FSB_55S | FSB_DATA | FSB DINV L<1> |
| FSB_DSTB1 | FSB_DSTB_55S | FSB_DSTB | FSB DSTB L P<1> |
| | FSB_DSTB_55S | FSB_DSTB | FSB DSTB L N<1> |
| FSB_DATA_GROUP2 | FSB_55S | FSB_DATA | FSB D L<47..32> |
| FSB_DATA_GROUP2 | FSB_55S | FSB_DATA | FSB DINV L<2> |
| FSB_DSTB2 | FSB_DSTB_55S | FSB_DSTB | FSB DSTB L P<2> |
| | FSB_DSTB_55S | FSB_DSTB | FSB DSTB L N<2> |
| FSB_DATA_GROUP3 | FSB_55S | FSB_DATA | FSB D L<63..48> |
| FSB_DATA_GROUP3 | FSB_55S | FSB_DATA | FSB DINV L<3> |
| FSB_DSTB3 | FSB_DSTB_55S | FSB_DSTB | FSB DSTB L P<3> |
| | FSB_DSTB_55S | FSB_DSTB | FSB DSTB L N<3> |
| FSB_ADDR_GROUP0 | FSB_55S | FSB_ADDR | FSB A L<16..3> |
| FSB_ADDR_GROUP0 | FSB_55S | FSB_ADDR | FSB REQ L<4..0> |
| FSB_ADSTB0 | FSB_55S | FSB_ADSTB | FSB ADSTB L<0> |
| FSB_ADDR_GROUP1 | FSB_55S | FSB_ADDR | FSB A L<35..17> |
| FSB_ADSTB1 | FSB_55S | FSB_ADSTB | FSB ADSTB L<1> |
| CPU_IERR_1 | CPU_55S | | CPU IERR L |
| CPU_FERR_1 | CPU_55S | | CPU FERR L |
| CPU_PROCHOT_1 | CPU_55S | CPU_2T01 | CPU PROCHOT L |
| CPU_PWRGD | CPU_55S | | CPU PWRGD |
| CPU_INTR | CPU_55S | | CPU INTR |
| CPU_NMI | CPU_55S | | CPU NMI |
| CPU_A20M_L | CPU_55S | | CPU A20M L |
| CPU_DPSLP_L | CPU_55S | | CPU DPSLP L |
| CPU_IGNNE_L | CPU_55S | | CPU IGNNE L |
| CPU_INIT_L | CPU_55S | | CPU INIT L |
| CPU_SMI_L | CPU_55S | | CPU SMI L |
| CPU_STPCLK_L | CPU_55S | | CPU STPCLK L |
| PM_THERMTRIP_1 | CPU_55S | CPU_2T01 | PM THERMTRIP L |
| FSB_CPUSLP_L | CPU_55S | | FSB CPUSLP L |
| PM_DPSRSLPVR | CPU_55S | CPU_2T01 | PM DPSRSLPVR |
| (See above) | CPU_55S | CPU_2T01 | IMVP_DPSRSLPVR |
| CPU_BSEL0 | CPU_55S | CPU_2T01 | CPU BSEL<0> |
| (See above) | CPU_55S | CPU_2T01 | NB_BSEL<0> |
| CPU_BSEL1 | CPU_55S | CPU_2T01 | CPU BSEL<1> |
| (See above) | CPU_55S | CPU_2T01 | NB_BSEL<1> |
| CPU_BSEL2 | CPU_55S | CPU_2T01 | CPU BSEL<2> |
| (See above) | CPU_55S | CPU_2T01 | NB_BSEL<2> |
| CPU_DPRSTP_L | CPU_55S | CPU_2T01 | CPU DPRSTP L |
| CPU_GTLREF | CPU_55S | CPU_GTLREF | CPU GTLREF |
| CPU_COMP | CPU_55S | CPU_COMP | CPU COMP<3> |
| CPU_COMP | CPU_27P4S | CPU_COMP | CPU COMP<2> |
| CPU_COMP | CPU_55S | CPU_COMP | CPU COMP<1> |
| CPU_COMP | CPU_27P4S | CPU_COMP | CPU COMP<0> |
| XDP_TDI | CPU_55S | CPU_ITP | XDP TDI |
| XDP_TDO | CPU_55S | CPU_ITP | XDP TDO |
| XDP_TMS | CPU_55S | CPU_ITP | XDP TMS |
| XDP_TCK | CPU_55S | CPU_ITP | XDP TCK |
| XDP_TRST_1 | CPU_55S | CPU_ITP | XDP TRST L |
| XDP_BPM_L | CPU_55S | CPU_ITP | XDP BPM L<4..0> |
| XDP_BPM_L5 | CPU_55S | CPU_ITP | XDP BPM L<5> |
| | CLK_FSB_100n | CLK_FSB | XDP CLK P |
| | CLK_FSB_100n | CLK_FSB | XDP CLK N |
| (FSB_CPURST_1) | CPU_55S | CPU_ITP | XDP CPURST L |
| | CPU_55S | CPU_2T01 | CPU VID<6..0> |
| | CPU_55S | CPU_2T01 | IMVP6_VID<6..0> |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU VCCSENSE_P |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU VCCSENSE_N |
| | CPU_27P4S | CPU_VCCSENSE | IMVP6_VSEN_P |
| | CPU_27P4S | CPU_VCCSENSE | IMVP6_VSEN_N |
| CPU_THERMD | CPU_70n | CPU_THERMD | CPU THERMD_P |
| | CPU_70n | CPU_THERMD | CPU THERMD_N |

CPU Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW_ROUTE_ON_LAYER? | MINIMUM_LINE_WIDTH | MINIMUM_NECK_WIDTH | MAXIMUM_NECK_LENGTH | DIFFPAIR_PRIMARY_GAP | DIFFPAIR_NECK_GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CPU_27P4S | * | Y | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | 7 MIL | 7 MIL |
| CPU_55S | * | Y | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CPU_70D | * | Y | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE_SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CPU_2T01 | * | =2:1_SPACING | ? |
| CPU_COMP | * | 25 MIL | ? |
| CPU_GTLREF | * | 25 MIL | ? |
| CPU_ITP | * | =2:1_SPACING | ? |
| CPU_VCCSENSE | * | 25 MIL | ? |
| CPU_THERMD | * | 25 MIL | ? |

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

CPU/FSB Constraints

SYNC_MASTER=T9

SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D

DRAWING NUMBER 051-7230

REV. B.0.0

SCALE NONE

SHT 66

OF 73

APPLE INC.

8

7

6

5

4

3

2

1

PCI-Express / DMI Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCIE_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| DMI_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|---------------------|-------|----------------------|--------|
| PCIE | * | 20 MIL | ? |
| PCIE_R2D_2_Pcie_R2D | * | 0.228 MM | ? |
| PCIE_D2R_2_Pcie_D2R | * | 0.228 MM | ? |
| PCIE_R2D_2_Pcie_D2R | * | 0.300 MM | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|---------------------|
| PCIE_R2D | PCIE_R2D | * | PCIE_R2D_2_Pcie_R2D |
| PCIE_D2R | PCIE_D2R | * | PCIE_D2R_2_Pcie_D2R |
| PCIE_R2D | PCIE_D2R | * | PCIE_R2D_2_Pcie_D2R |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| PCIE_R2D | PWR | * | BUS2PWR_GND |
| PCIE_R2D | GND | * | BUS2PWR_GND |
| PCIE_D2R | PWR | * | BUS2PWR_GND |
| PCIE_D2R | GND | * | BUS2PWR_GND |
| DMI_N2S | PWR | * | BUS2PWR_GND |
| DMI_N2S | GND | * | BUS2PWR_GND |
| DMI_S2N | PWR | * | BUS2PWR_GND |
| DMI_S2N | GND | * | BUS2PWR_GND |
| LVDS | PWR | * | BUS2PWR_GND |
| LVDS | GND | * | BUS2PWR_GND |
| TMDS | PWR | * | BUS2PWR_GND |
| TMDS | GND | * | BUS2PWR_GND |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|-------------------|-------|----------------------|--------|
| DMI_N2S_2_DMI_N2S | * | 0.228 MM | ? |
| DMI_S2N_2_DMI_S2N | * | 0.228 MM | ? |
| DMI_N2S_2_DMI_S2N | * | 0.300 MM | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|-------------------|
| DMI_N2S | DMI_N2S | * | DMI_N2S_2_DMI_N2S |
| DMI_S2N | DMI_S2N | * | DMI_S2N_2_DMI_S2N |
| DMI_N2S | DMI_S2N | * | DMI_N2S_2_DMI_S2N |

Video Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LVDS_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| CRT_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| CRT_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| TMDS_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LVDS | * | 20 MIL | ? |
| CRT | * | 25 MIL | ? |
| CRT_2CRT | * | 20 MIL | ? |
| CRT_SYNC | * | 25 MIL | ? |
| CRT_SYNC2SYNC | * | 20 MIL | ? |
| TVDAC | * | 25 MIL | ? |
| TVDAC_2TVDAC | * | 20 MIL | ? |
| LVDS2LVDS | * | 0.300 MM | ? |
| TMDS | * | 20 MIL | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CRT | CRT | * | CRT_2CRT |
| CRT_SYNC | CRT_SYNC | * | CRT_SYNC2SYNC |
| TVDAC | TVDAC | * | TVDAC_2TVDAC |
| LVDS | LVDS | * | LVDS2LVDS |

LVDS signals are 100-ohm +/- 20% differential impedance.
CRT & TVDAC signal single-ended impedance varies by location:
- 37.5-ohm +/- 15% from GMCH to first termination resistor.
- 50-ohm +/- 15% from first to second termination resistor.
- 55-ohm +/- 15% from second termination resistor to connector.
CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

| ELECTRICAL CONSTRAINT SET | NET TYPE | | |
|---------------------------|-----------|----------|-----------------------|
| | PHYSICAL | SPACING | |
| PEG_R2D | PCIE_100D | PCIE_R2D | PEG R2D P<15..0> |
| | PCIE_100D | PCIE_R2D | PEG R2D N<15..0> |
| | PCIE_100D | PCIE_R2D | PEG R2D C P<15..0> |
| | PCIE_100D | PCIE_R2D | PEG R2D C N<15..0> |
| PEG_D2R | PCIE_100D | PCIE_D2R | PEG D2R P<15..0> |
| | PCIE_100D | PCIE_D2R | PEG D2R N<15..0> |
| | PCIE_100D | PCIE_D2R | PEG D2R C P<15..0> |
| | PCIE_100D | PCIE_D2R | PEG D2R C N<15..0> |
| DMI_N2S | DMI_100D | DMI_N2S | DMI N2S P<3..0> |
| | DMI_100D | DMI_N2S | DMI N2S N<3..0> |
| DMI_S2N | DMI_100D | DMI_S2N | DMI S2N P<3..0> |
| | DMI_100D | DMI_S2N | DMI S2N N<3..0> |
| LVDS_A_CLK | LVDS_100D | LVDS | LVDS A CLK P |
| | LVDS_100D | LVDS | LVDS A CLK N |
| LVDS_A_DATA | LVDS_100D | LVDS | LVDS A DATA P<2..0> |
| | LVDS_100D | LVDS | LVDS A DATA N<2..0> |
| LVDS_A_DATA | LVDS_100D | LVDS | LVDS A DATA F P<2..0> |
| | LVDS_100D | LVDS | LVDS A DATA F N<2..0> |
| LVDS_A_DATA3 | LVDS_100D | LVDS | NC LVDS A DATA P3 |
| | LVDS_100D | LVDS | NC LVDS A DATA N3 |
| LVDS_B_CLK | LVDS_100D | LVDS | NC LVDS B CLK P |
| | LVDS_100D | LVDS | NC LVDS B CLK N |
| LVDS_B_DATA | LVDS_100D | LVDS | LVDS B DATA P<2..0> |
| | LVDS_100D | LVDS | LVDS B DATA N<2..0> |
| LVDS_B_DATA3 | LVDS_100D | LVDS | NC LVDS B DATA P3 |
| | LVDS_100D | LVDS | NC LVDS B DATA N3 |
| LVDS_IBG | LVDS | LVDS | LVDS IBG |
| CRT_TVO_IREF | | CRT | CRT TVO IREF |
| CRT_RED | CRT_50S | CRT | CRT RED |
| CRT_GREEN | CRT_50S | CRT | CRT GREEN |
| CRT_BLUE | CRT_50S | CRT | CRT BLUE |
| CRT_SYNC | CRT_55S | CRT_SYNC | CRT HSYNC R |
| | CRT_55S | CRT_SYNC | CRT VSYNC R |
| TV_A_DAC | CRT_50S | TVDAC | TV A DAC |
| TV_B_DAC | CRT_50S | TVDAC | TV B DAC |
| TV_C_DAC | CRT_50S | TVDAC | TV C DAC |
| EXT_COMEVID_B | CRT_50S | CRT | EXT COMEVID B |
| EXT_Y_G | CRT_50S | CRT | EXT Y G |
| EXT_C_R | CRT_50S | CRT | EXT C R |
| VGA_R | CRT_50S | CRT | VGA R |
| VGA_G | CRT_50S | CRT | VGA G |
| VGA_B | CRT_50S | CRT | VGA B |
| | PCIE_100D | PCIE_R2D | TMDS SDB P |
| | PCIE_100D | PCIE_R2D | TMDS SDB N |
| | PCIE_100D | PCIE_R2D | TMDS SDC P |
| | PCIE_100D | PCIE_R2D | TMDS SDC N |
| | PCIE_100D | PCIE_R2D | TMDS SDG P |
| | PCIE_100D | PCIE_R2D | TMDS SDG N |
| | PCIE_100D | PCIE_R2D | TMDS SDR P |
| | PCIE_100D | PCIE_R2D | TMDS SDR N |
| | TMDS_100D | TMDS | TMDS TX CLK P |
| | TMDS_100D | TMDS | TMDS TX CLK N |
| | PCIE_100D | PCIE_D2R | TMDS INT P |
| | PCIE_100D | PCIE_D2R | TMDS INT N |
| | TMDS_100D | TMDS | TMDS TX CONN CLK P |
| | TMDS_100D | TMDS | TMDS TX CONN CLK N |
| | TMDS_100D | TMDS | TMDS CONN P<3..0> |
| | TMDS_100D | TMDS | TMDS CONN N<3..0> |
| | TMDS_100D | TMDS | TMDS TX P<3..0> |
| | TMDS_100D | TMDS | TMDS TX N<3..0> |
| | SRB_55S | SRB | TMDS DDC SCL |
| | SRB_55S | SRB | TMDS DDC SDA |

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum


DG Says 40 mil spacing minimum

NB Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| SIZE | DRAWING NUMBER | REV. |
|-------|----------------|-------|
| D | 051-7230 | B.0.0 |
| SCALE | SHT | OF |
| NONE | 67 | 73 |

<

PCI Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCI | * | =2:1_SPACING | ? |
| PCIE_R2D | * | =PCIE | ? |
| PCIE_D2R | * | =PCIE | ? |
| PCIE_9MIL | * | 0.228 MM | ? |
| PCIE_12MIL | * | 0.300 MM | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| PCIE_R2D | PCIE_R2D | * | PCIE_9MIL |
| PCIE_D2R | PCIE_D2R | * | PCIE_9MIL |
| PCIE_D2R | PCIE_R2D | * | PCIE_12MIL |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LAN_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| ENET_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| GLAN_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| ENET_CLK | * | =2.5:1_SPACING | ? |
| ENET_GLAN | * | 20 MILS | ? |
| ENET_LAN | * | =1.5:1_SPACING | ? |
| ENET_MDI | * | 25 MILS | ? |

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLINK_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CLINK_12MIL | * | =STANDARD | 12 MILS | 5 MILS | 300 MILS | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLINK | * | =1.8:1_SPACING | ? |
| CLINK_VREF | * | 12 MILS | ? |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

| ELECTRICAL CONSTRAINT SET | NET TYPE | | | |
|---------------------------|-------------|------------|---------------------|---------|
| | PHYSICAL | SPACING | | |
| PCI_AD | PCI_55S | PCI | PCI_AD<18..0> | 9 |
| PCI_AD19 | PCI_55S | PCI | NC_PCI_AD<19> | 9 24 |
| PCI_AD20 | PCI_55S | PCI | NC_PCI_AD<20> | 9 24 |
| PCI_AD | PCI_55S | PCI | PCI_AD<31..21> | 9 |
| PCI_AD | PCI_55S | PCI | NC_PCI_PAR | 9 24 |
| PCI_C_BE_L | PCI_55S | PCI | PCI_C_BE_L<3..0> | 9 |
| PCI_CNTRL | PCI_55S | PCI | PCI_IRDY_L | 6 24 |
| PCI_CNTRL | PCI_55S | PCI | PCI_DEVSEL_L | 6 24 |
| PCI_CNTRL | PCI_55S | PCI | PCI_PERR_L | 6 24 |
| PCI_LOCK_L | PCI_55S | PCI | PCI_LOCK_L | 6 24 |
| PCI_CNTRL | PCI_55S | PCI | PCI_SERR_L | 6 24 |
| PCI_CNTRL | PCI_55S | PCI | PCI_STOP_L | 6 24 |
| PCI_CNTRL | PCI_55S | PCI | PCI_TRDY_L | 6 24 |
| PCI_CNTRL | PCI_55S | PCI | PCI_FRAME_L | 6 24 |
| PCI_FW_REQ_L | PCI_55S | PCI | PCI_FW_REQ_L | 6 24 |
| PCI_FW_GNT_L | PCI_55S | PCI | PCI_FW_GNT_L | 6 24 |
| PCI_REQ1_L | PCI_55S | PCI | PCI_REQ1_L | 6 24 |
| PCI_GNT1_L | PCI_55S | PCI | PCI_GNT1_L | 6 24 |
| PCI_REQ2_L | PCI_55S | PCI | PCI_REQ2_L | 6 24 |
| PCI_GNT2_L | PCI_55S | PCI | PCI_GNT2_L | 6 24 |
| INT_PIRQA_L | PCI_55S | PCI | INT_PIRQA_L | 6 24 |
| INT_PIRQB_L | PCI_55S | PCI | INT_PIRQB_L | 6 24 |
| INT_PIRQC_L | PCI_55S | PCI | INT_PIRQC_L | 6 24 |
| INT_PIRQD_L | PCI_55S | PCI | INT_PIRQD_L | 6 24 |
| INT_PIRQE_L | PCI_55S | PCI | INT_PIRQE_L | 6 24 |
| INT_PIRQF_L | PCI_55S | PCI | INT_PIRQF_L | 6 24 |
| PCIE_A_R2D | PCIE_100D | PCIE_R2D | PCIE_A_R2D_C_P | |
| PCIE_100D | PCIE_R2D | | PCIE_A_R2D_C_N | |
| PCIE_A_D2R | PCIE_100D | PCIE_D2R | PCIE_A_D2R_P | |
| PCIE_100D | PCIE_D2R | | PCIE_A_D2R_N | |
| PCIE_B_R2D | PCIE_100D | PCIE_R2D | PCIE_B_R2D_C_P | |
| PCIE_100D | PCIE_R2D | | PCIE_B_R2D_C_N | |
| PCIE_B_D2R | PCIE_100D | PCIE_D2R | PCIE_B_D2R_P | |
| PCIE_100D | PCIE_D2R | | PCIE_B_D2R_N | |
| | | | PCIE_EXCARD_R2D_C_P | |
| | | | PCIE_EXCARD_R2D_C_N | |
| | | | PCIE_EXCARD_D2R_P | |
| | | | PCIE_EXCARD_D2R_N | |
| | | | PCIE_FW_R2D_C_P | |
| | | | PCIE_FW_R2D_C_N | |
| | | | PCIE_FW_D2R_P | |
| | | | PCIE_FW_D2R_N | |
| PCIE_MINI_R2D | PCIE_100D | PCIE_R2D | PCIE_E_R2D_C_P | 6 24 36 |
| PCIE_100D | PCIE_R2D | | PCIE_E_R2D_C_N | 6 24 36 |
| PCIE_MINI_D2R | PCIE_100D | PCIE_D2R | PCIE_E_D2R_P | 6 24 36 |
| PCIE_100D | PCIE_D2R | | PCIE_E_D2R_N | 6 24 36 |
| | | | PCIE_ENET_R2D_C_P | |
| | | | PCIE_ENET_R2D_C_N | |
| | | | PCIE_ENET_D2R_P | |
| | | | PCIE_ENET_D2R_N | |
| GLAN_COMP | | | GLAN_COMP | 6 23 |
| ENET_KBIAS | | | NINEVEH_KBIAS_P | |
| ENET_RBIAS | | | NINEVEH_RBIAS | |
| (PCIE_ENET_R2D) | GLAN_100D | ENET_GLAN | ENET_GLAN_R2D_P | |
| GLAN_100D | ENET_GLAN | | ENET_GLAN_R2D_N | 6 24 36 |
| (PCIE_ENET_D2R) | GLAN_100D | ENET_GLAN | ENET_GLAN_D2R_C_P | |
| GLAN_100D | ENET_GLAN | | ENET_GLAN_D2R_C_N | 6 16 25 |
| ENET_LAN | LAN_55S | ENET_LAN | LAN_RSTSYNC | |
| ENET_LAN | LAN_55S | ENET_LAN | LAN_R2D<2..0> | |
| ENET_LAN | LAN_55S | ENET_LAN | LAN_D2R<2..0> | |
| ENET_GLAN_CLK | LAN_55S | ENET_CLK | ENET_GLAN_CLK_R | 6 24 36 |
| LAN_55S | ENET_CLK | | ENET_GLAN_CLK | |
| ENET_MDI0 | ENET_100D | ENET_MDI | ENET_MDI_P<0> | |
| ENET_100D | ENET_MDI | | ENET_MDI_N<0> | |
| ENET_MDI1 | ENET_100D | ENET_MDI | ENET_MDI_P<1> | |
| ENET_100D | ENET_MDI | | ENET_MDI_N<1> | |
| ENET_MDI2 | ENET_100D | ENET_MDI | ENET_MDI_P<2> | |
| ENET_100D | ENET_MDI | | ENET_MDI_N<2> | |
| ENET_MDI3 | ENET_100D | ENET_MDI | ENET_MDI_P<3> | |
| ENET_100D | ENET_MDI | | ENET_MDI_N<3> | |
| CLINK_NB | CLINK_55S | CLINK | CLINK_NB_CLK | 6 16 25 |
| CLINK_NB | CLINK_55S | CLINK | CLINK_NB_DATA | 6 16 25 |
| CLINK_NB_RESET_L | CLINK_55S | CLINK | CLINK_NB_RESET_L | 6 16 25 |
| CLINK_WLAN | CLINK_55S | CLINK | CLINK_WLAN_CLK | |
| CLINK_WLAN | CLINK_55S | CLINK | CLINK_WLAN_DATA | |
| CLINK_WLAN_RESET_L | CLINK_55S | CLINK | CLINK_WLAN_RESET_L | |
| NB_CLINK_VREF | CLINK_12MIL | CLINK_VREF | NB_CLINK_VREF | 6 16 |
| SB_CLINK_VREF0 | CLINK_12MIL | CLINK_VREF | SB_CLINK_VREF0 | 6 25 |
| SB_CLINK_VREF1 | CLINK_12MIL | CLINK_VREF | SB_CLINK_VREF1 | 6 25 |

SB Constraints (2 of 2)

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7230

REV.

B.0.0

SCALE

NONE

SHT

70

OF

73

Clock Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_FSB_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| CLK_PCIE_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| CLK_MED_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CLK_SLOW_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_PSB | * | 25 MIL | ? |
| CLK_PCIE | * | 20 MIL | ? |
| CLK_MED | * | 20 MIL | ? |
| CLK_SLOW | * | 10 MIL | ? |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6











| NET_SPACING_TYPER1 | NET_SPACING_TYPER2 | AREA_TYPE | SPACING_RULE_SET |
|--------------------|--------------------|-----------|------------------|
| * | * | BGA | BGA_P1MM |
| MEM_CLK | * | BGA | BGA_P2MM |
| CLK_FSB | * | BGA | BGA_P2MM |
| CLK_PCIE | * | BGA | BGA_P2MM |
| CLK_MED | * | BGA | BGA_P2MM |
| FSB_DSTB | FSB_DSTB | BGA | BGA_P3MM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CLK_FSB | PWR | * | BUS2PWR_GND |
| CLK_FSB | GND | * | BUS2PWR_GND |
| CLK_PCIE | PWR | * | BUS2PWR_GND |
| CLK_PCIE | GND | * | BUS2PWR_GND |
| CLK_MED | PWR | * | BUS2PWR_GND |
| CLK_MED | GND | * | BUS2PWR_GND |

Clock Net Properties

| ELECTRICAL CONSTRAINT SET | | NET_TYPE | | | |
|---------------------------|---------------|---------------|----------|--------------------------------|--------------------|
| | | PHYSICAL | SPACING | | |
| | CK505_CPU | CLK_FSB_100D | CLK_FSB | FSB CLK CPU P | 6 10 29 30 71 |
| | CK505_CPU | CLK_FSB_100D | CLK_FSB | FSB CLK CPU N | 6 10 29 30 71 |
| | CK505_NB | CLK_FSB_100D | CLK_FSB | FSB CLK NB P | 6 14 29 30 71 |
| | CK505_NB | CLK_FSB_100D | CLK_FSB | FSB CLK NB N | 6 14 29 30 71 |
| | CK505_ITP | CLK_FSB_100D | CLK_FSB | XDP CLK P | 6 7 13 29 30 66 71 |
| | CK505_ITP | CLK_FSB_100D | CLK_FSB | XDP CLK N | 6 7 13 29 30 66 71 |
| | CK505_PCIF0 | CLK_MEN_55S | CLK_MEN | CK505_PCIF0 CLK ITPEN | |
| | CK505_PCIF1 | CLK_MEN_55S | CLK_MEN | CK505_PCIF1 CLK | 6 29 30 |
| | CK505_PC11 | CLK_MEN_55S | CLK_MEN | CK505_PC11 CLK | |
| | CK505_PC12 | CLK_MEN_55S | CLK_MEN | CK505_PC12 CLK | |
| | CK505_PC13 | CLK_MEN_55S | CLK_MEN | CK505_PC13 CLK | 6 29 30 |
| | CK505_PC14 | CLK_MEN_55S | CLK_MEN | CK505_PC14 CLK | |
| | CK505_PC15 | CLK_MEN_55S | CLK_MEN | CK505_PC15 CLK FCTSEL | |
| | (CPU_BSEL0) | CLK_MEN_55S | CLK_MEN | CK505_48M_FSA | |
| | (CPU_BSEL2) | CLK_MEN_55S | CLK_MEN | CK505_REF0_FSC | |
| | CK505_DOT96 | CLK_PCIE_100D | CLK_PCIE | NB CLK96M DOT P | 6 9 16 29 30 71 |
| | CK505_DOT96 | CLK_PCIE_100D | CLK_PCIE | NB CLK96M DOT N | 6 9 16 29 30 71 |
| | CK505_LVD8 | CLK_PCIE_100D | CLK_PCIE | NB CLK100M DPLLSS_P | 6 9 16 29 30 71 |
| | CK505_LVD8 | CLK_PCIE_100D | CLK_PCIE | NB CLK100M DPLLSS N | 6 9 16 29 30 71 |
| | CK505_SRC1 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC1_P | |
| | CK505_SRC1 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC1 N | |
| | CK505_SRC2 | CLK_PCIE_100D | CLK_PCIE | SB CLK100M DMI P | 6 24 29 30 71 |
| | CK505_SRC2 | CLK_PCIE_100D | CLK_PCIE | SB CLK100M DMI N | 6 24 29 30 71 |
| | CK505_SRC3 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC3_P | |
| | CK505_SRC3 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC3 N | |
| | CK505_SRC4 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC4_P | |
| | CK505_SRC4 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC4 N | |
| | CK505_SRC5 | CLK_PCIE_100D | CLK_PCIE | NB CLK100M PCIE P | 6 16 29 30 71 |
| | CK505_SRC5 | CLK_PCIE_100D | CLK_PCIE | NB CLK100M PCIE N | 6 16 29 30 71 |
| | CK505_SRC6 | CLK_PCIE_100D | CLK_PCIE | PCIE CLK100M MINI_P | 6 29 30 36 71 |
| | CK505_SRC6 | CLK_PCIE_100D | CLK_PCIE | PCIE CLK100M MINI N | 6 29 30 36 71 |
| | CK505_SRC7 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC7_P | |
| | CK505_SRC7 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC7 N | |
| | CK505_SRC8 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC8_P | |
| | CK505_SRC8 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC8 N | |
| | (CK505_CPU) | CLK_FSB_100D | CLK_FSB | FSB CLK CPU P | 6 10 29 30 71 |
| | (CK505_CPU) | CLK_FSB_100D | CLK_FSB | FSB CLK CPU N | 6 10 29 30 71 |
| | (CK505_NB) | CLK_FSB_100D | CLK_FSB | FSB CLK NB P | 6 14 29 30 71 |
| | (CK505_NB) | CLK_FSB_100D | CLK_FSB | FSB CLK NB N | 6 14 29 30 71 |
| | (CK505_ITP) | CLK_FSB_100D | CLK_FSB | XDP CLK P | 6 7 13 29 30 66 71 |
| | (CK505_ITP) | CLK_FSB_100D | CLK_FSB | XDP CLK N | 6 7 13 29 30 66 71 |
| | (CK505_PCIF0) | CLK_MEN_55S | CLK_MEN | PCI CLK33M LPCPLUS | 6 30 43 |
| | (CK505_PCIF1) | CLK_MEN_55S | CLK_MEN | PCI CLK33M_SB | 6 24 30 |
| | (CK505_PC11) | CLK_MEN_55S | CLK_MEN | PCI CLK33M_FW | |
| | (CK505_PC12) | CLK_MEN_55S | CLK_MEN | PCI CLK33M_TM | |
| | (CK505_PC13) | CLK_MEN_55S | CLK_MEN | PCI CLK33M_SMC | 6 30 41 |
| | | | | CK505_PC14 is project-specific | |
| | | | | CK505_PC15 is project-specific | |
| | (CPU_BSEL0) | CLK_MEN_55S | CLK_MEN | SB CLK48M USBCTRL | 6 25 30 |
| | (CPU_BSEL2) | CLK_MEN_55S | CLK_MEN | SB CLK14P3M_TIMER | 6 25 30 |
| | (CPU_BSEL0) | CLK_MEN_55S | CLK_MEN | CK505_FSA | 6 30 |
| | (CPU_BSEL2) | CLK_MEN_55S | CLK_MEN | CK505_FSC | 6 30 |
| | (CK505_DOT96) | CLK_PCIE_100D | CLK_PCIE | NB CLK96M DOT P | 6 9 16 29 30 71 |
| | (CK505_DOT96) | CLK_PCIE_100D | CLK_PCIE | NB CLK96M DOT N | 6 9 16 29 30 71 |
| | (CK505_LVD8) | CLK_PCIE_100D | CLK_PCIE | NB CLK100M DPLLSS_P | 6 9 16 29 30 71 |
| | (CK505_LVD8) | CLK_PCIE_100D | CLK_PCIE | NB CLK100M DPLLSS N | 6 9 16 |

SMC SMBus Net Properties

| | | NET_TYPE | | |
|---|--------------------|----------|---------|------------------------------------|
| ELECTRICAL_CONSTRAINT_SET | | PHYSICAL | SPACING | |
|  | SMBUS_SMC_A_S3_SCL | SMB_S5_C | SMB | SMBUS_SMC_A_S3_SCL 6 7 36 40 41 44 |
|  | SMBUS_SMC_A_S3_SDA | SMB_S5_C | SMB | SMBUS_SMC_A_S3_SDA 6 7 36 40 41 44 |
|  | SMBUS_SMC_B_S0_SCL | SMB_S5_C | SMB | SMBUS_SMC_B_S0_SCL |
|  | SMBUS_SMC_B_S0_SDA | SMB_S5_C | SMB | SMBUS_SMC_B_S0_SDA |
|  | SMBUS_SMC_0_S0_SCL | SMB_S5_C | SMB | SMBUS_SMC_0_S0_SCL 6 7 41 44 46 |
|  | SMBUS_SMC_0_S0_SDA | SMB_S5_C | SMB | SMBUS_SMC_0_S0_SDA 6 7 41 44 46 |
|  | SMBUS_SMC_BSA_SCL | SMB_S5_C | SMB | SMBUS_SMC_BSA_SCL 6 7 41 44 50 59 |
|  | SMBUS_SMC_BSA_SDA | SMB_S5_C | SMB | SMBUS_SMC_BSA_SDA 6 7 41 44 50 59 |
|  | SMBUS_SMC_MGMT_SCL | SMB_S5_C | SMB | SMBUS_SMC_MGMT_SCL 6 41 44 48 |
|  | SMBUS_SMC_MGMT_SDA | SMB_S5_C | SMB | SMBUS_SMC_MGMT_SDA 6 41 44 48 |

Clock & SMC Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

| |
|------|
| SIZE |
| D |

| | |
|---|----------|
| D | 051-7230 |
|---|----------|

EV.

B.0.0


SCALE

NONE

SHT

71

73



| | | | | | | | |
|--|---------------------|--------------------------|--------------------|---|--|----------------------------|--------------------|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| M82 Board-Specific Spacing & Physical Constraints | | | | | | | |
| BOARD LAYERS | | | | BOARD AREAS | | BOARD UNITS (MIL OR MM) | ALLEGRO VERSION |
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, BOTTOM | | | | NO_TYPE, BGA | | MM | 15.5.1 |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| DEFAULT | * | Y | 0.100 MM | 0.076 MM | 30 MM | 0 MM | 0 MM |
| STANDARD | * | Y | =DEFAULT | =DEFAULT | 12.7 MM | =DEFAULT | =DEFAULT |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| 27P4_OHM_SE | * | Y | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 27P4_OHM_SE | ISL2, ISL4, ISL5 | Y | 0.215 MM | 0.215 MM | | | |
| 27P4_OHM_SE | ISL10, ISL11, ISL13 | Y | 0.215 MM | 0.215 MM | | | |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| 45_OHM_SE | * | Y | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 45_OHM_SE | TOP, BOTTOM | Y | 0.290 MM | 0.290 MM | | | |
| 45_OHM_SE | ISL2, ISL4, ISL5 | Y | 0.091 MM | 0.091 MM | | | |
| 45_OHM_SE | ISL10, ISL11, ISL13 | Y | 0.091 MM | 0.091 MM | | | |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| 50_OHM_SE | * | Y | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 50_OHM_SE | TOP, BOTTOM | Y | 0.235 MM | 0.235 MM | | | |
| 50_OHM_SE | ISL2, ISL4, ISL5 | Y | 0.070 MM | 0.070 MM | | | |
| 50_OHM_SE | ISL10, ISL11, ISL13 | Y | 0.070 MM | 0.070 MM | | | |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| 55_OHM_SE | * | Y | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 55_OHM_SE | TOP, BOTTOM | Y | 0.190 MM | 0.190 MM | | | |
| 55_OHM_SE | ISL2, ISL4, ISL5 | Y | 0.070 MM | 0.070 MM | 55OHM SE ON INTERNAL LAYERS NOT ACHIEVABLE IN M82 STACKUP USING 50OHM SE | | |
| 55_OHM_SE | ISL10, ISL11, ISL13 | Y | 0.070 MM | 0.070 MM | | | |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| 70_OHM_DIFF | * | Y | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 70_OHM_DIFF | TOP, BOTTOM | Y | 0.310 MM | 0.310 MM | | 0.130 MM | 0.130 MM |
| 70_OHM_DIFF | ISL2, ISL4, ISL5 | Y | 0.132 MM | 0.132 MM | | 0.200 MM | 0.200 MM |
| 70_OHM_DIFF | ISL10, ISL11, ISL13 | Y | 0.132 MM | 0.132 MM | | 0.200 MM | 0.200 MM |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| 85_OHM_DIFF | * | Y | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 85_OHM_DIFF | TOP, BOTTOM | Y | 0.230 MM | 0.230 MM | | 0.180 MM | 0.180 MM |
| 85_OHM_DIFF | ISL2, ISL4, ISL5 | Y | 0.090 MM | 0.090 MM | | 0.200 MM | 0.200 MM |
| 85_OHM_DIFF | ISL10, ISL11, ISL13 | Y | 0.090 MM | 0.090 MM | | 0.200 MM | 0.200 MM |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| 87_OHM_DIFF | * | Y | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 87_OHM_DIFF | TOP, BOTTOM | Y | 0.220 MM | 0.220 MM | | 0.180 MM | 0.180 MM |
| 87_OHM_DIFF | ISL2, ISL4, ISL5 | Y | 0.082 MM | 0.082 MM | | 0.200 MM | 0.200 MM |
| 87_OHM_DIFF | ISL10, ISL11, ISL13 | Y | 0.082 MM | 0.082 MM | | 0.200 MM | 0.200 MM |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| 90_OHM_DIFF | * | Y | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 90_OHM_DIFF | TOP, BOTTOM | Y | 0.190 MM | 0.190 MM | | 0.180 MM | 0.180 MM |
| 90_OHM_DIFF | ISL2, ISL4, ISL5 | Y | 0.085 MM | 0.085 MM | | 0.250 MM | 0.250 MM |
| 90_OHM_DIFF | ISL10, ISL11, ISL13 | Y | 0.085 MM | 0.085 MM | | 0.250 MM | 0.250 MM |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| 100_OHM_DIFF | * | Y | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 100_OHM_DIFF | TOP, BOTTOM | Y | 0.170 MM | 0.170 MM | | 0.205 MM | 0.205 MM |
| 100_OHM_DIFF | ISL2, ISL4, ISL5 | Y | 0.065 MM | 0.065 MM | | 0.280 MM | 0.280 MM |
| 100_OHM_DIFF | ISL10, ISL11, ISL13 | Y | 0.065 MM | 0.065 MM | | 0.280 MM | 0.280 MM |
| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
| 1:1_DIFFPAIR | * | Y | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |
| SPACING_RULE_SET | | | | LAYER | LINE-TO-LINE SPACING | WEIGHT | |
| DEFAULT | | | | * | 0.1 MM | ? | |
| STANDARD | | | | * | =DEFAULT | ? | |
| BGA_P1MM | | | | * | 0.1 MM | ? | |
| BGA_P2MM | | | | * | 0.2 MM | ? | |
| BGA_P3MM | | | | * | 0.3 MM | ? | |
| SPACING_RULE_SET | | | | LAYER | LINE-TO-LINE SPACING | WEIGHT | |
| 1:1_SPACING | | | | * | 0.1 MM | ? | |
| 1.5:1_SPACING | | | | * | 0.15 MM | ? | |
| 1.8:1_SPACING | | | | * | 0.18 MM | ? | |
| 2:1_SPACING | | | | * | 0.2 MM | ? | |
| 2.28:1_SPACING | | | | * | 0.228 MM | ? | |
| 2.5:1_SPACING | | | | * | 0.25 MM | ? | |
| 3:1_SPACING | | | | * | 0.3 MM | ? | |
| 4:1_SPACING | | | | * | 0.4 MM | ? | |
| SPACING_RULE_SET | | | | LAYER | LINE-TO-LINE SPACING | WEIGHT | |
| GND | | | | * | =STANDARD | ? | |
| PP1V8_MEM | | | | * | =STANDARD | ? | |
| SPACING_RULE_SET | | | | LAYER | LINE-TO-LINE SPACING | WEIGHT | |
| GND_P2MM | | | | * | 0.2 MM | 1000 | |
| PWR_P2MM | | | | * | 0.2 MM | 1000 | |
| SPACING_RULE_SET | | | | LAYER | LINE-TO-LINE SPACING | WEIGHT | |
| NR_STATIC | | | | * | =STANDARD | ? | |
| M82 Rule Definitions | | | | NOTICE OF PROPRIETARY PROPERTY | | | |
| SYNC_MASTER=(MASTER) | | | | SYNC_DATE=(MASTER) | | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | | | I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | | |
| I I NOT TO REPRODUCE OR COPY IT | | | | I I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | | |
| SIZE | | | | DRAWING NUMBER | | | |
| D | | | | 051-7230 | | | |
| SCALE | | | | SHT OF | | | |
| NONE | | | | 73 73 | | | |