

PROJECT N10I

Revision 2008/04/24

Revision History

R1.0	S R	2008/01

SMB Signals

Host	Name	Devices	Address
Chipset	SMBCK,SMBDA	ICH7-M ADT7473(Thermal) ICS954310(Clock Genertor) DDR2 SO-DIMM	0001 000X b 0101 110X b D2h A0h

PCI Devices

Bus#	Device#	Function#	REQ/GNT#	IDSEL	APIC Interrupts	Device Function
Bus0	Device00	Function0				Intel 945GMS Host Bridge
Bus0	Device02	Function0				VGA-Comptible Controller
Bus0	Device1C	Function0				PCI to PCI Bridge
Bus0	Device27	Function0			A#	Azalia Controller
Bus0	Device29	Function0			H#	Intel UHCI USB Cotroller
Bus0	Device29	Function1			D#	Intel UHCI USB Cotroller
Bus0	Device29	Function2			C#	Intel UHCI USB Cotroller
Bus0	Device29	Function3			A#	Intel UHCI USB Cotroller
Bus0	Device29	Function7			H#	Intel EHCI USB Cotroller
Bus0	Device31	Function1			C#	PATA
Bus0	Device31	Function2			B#	SATA
Bus5	Device08	Function0		AD17	B#	CarBus Brige


Power States


STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+*VALWAYS#	+*V	+*VS	Clocks
Full ON	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3(Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5/Soft OFF	LOW	LOW	LOW	ON	OFF	OFF	OFF


Voltage Rail


Net Name	Voltage	On During These ACPI States	Description
+3VAO,+3VA,+3VALWAYS_P +5VCHG +VCC_RTC	+3.3V +5V +5V	S0 - S5	Always ON.
+3VO,+3VSUS,+3VALWAYS +5VO,+5VSUS	+3V +5V	S0,S3,S4*,S5*	Power supply for ICH7M, RTL8111B.
+1.8VO,+1.8V +3V +5V	+1.8V +3V +5V	S0 - S3	Power supply for 945GMS,DDR11, ICH7M,M38857 R5C801.
+1.05VO,+VCCP +1.5VO,+1.5VS +0.9VO,+0.9VS +2.5VO,+2.5VS,VCCA3GBG VCCALVDS,VCCSYNC,VCCTXLVDS +3VS +5VS +VCORE_O,+VCORE	+1.05V +1.5V +0.9V +2.5V +3V +5V Variable	S0	0.9V DDR2 termination voltage Core voltage for processor

DIAMONDVILLE/CALISTOGA(945GSE) BLOCK DIAGRAM












+VCCP Decoupling Capacitor (Place near CPU)





Decoupling guide from INTEL


VCORE	1uF/10V	* 16pcs for CPU
	10uF/6.3V	* 14pcs for CPU
	330uF/2V	* 1pcs for CPU
VCCP	0.1uF	* 2pcs for CPU
	1uF	* 4 pcs for CPU
	10uF	* 2 pcs for CPU
	330uF	* 1pcs for CPU








		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
Custom	N10		1.0
Date: Wednesday, July 02, 2008		Sheet 8 of 97	




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS

+0.9VS can be controlled to 0.9V or 0.9VS.
Remind PWR EE to reserve SUSB# and SUSC#



HAD SWAPED



3 H_A# [31:3] H_A# [31:3]
3 H_REQ# [4:0] H_REQ# [4:0]
3 H_D# [63:0] H_D# [63:0]

H_D#0	C4	H_D#0
H_D#1	F6	H_D#1
H_D#2	H9	H_D#2
H_D#3	H6	H_D#3
H_D#4	F7	H_D#4
H_D#5	E3	H_D#5
H_D#6	C2	H_D#6
H_D#7	C3	H_D#7
H_D#8	K9	H_D#8
H_D#9	F5	H_D#9
H_D#10	J7	H_D#10
H_D#11	K7	H_D#11
H_D#12	H8	H_D#12
H_D#13	E5	H_D#13
H_D#14	K8	H_D#14
H_D#15	J2	H_D#15
H_D#16	J8	H_D#16
H_D#17	J3	H_D#17
H_D#18	M5	H_D#18
H_D#19	N1	H_D#19
H_D#20	K5	H_D#20
H_D#21	J5	H_D#21
H_D#22	H3	H_D#22
H_D#23	J4	H_D#23
H_D#24	N3	H_D#24
H_D#25	M4	H_D#25
H_D#26	M3	H_D#26
H_D#27	N8	H_D#27
H_D#28	N6	H_D#28
H_D#29	K3	H_D#29
H_D#30	N9	H_D#30
H_D#31	M1	H_D#31
H_D#32	V8	H_D#32
H_D#33	V9	H_D#33
H_D#34	R6	H_D#34
H_D#35	T8	H_D#35
H_D#36	R2	H_D#36
H_D#37	N5	H_D#37
H_D#38	N2	H_D#38
H_D#39	R5	H_D#39
H_D#40	U7	H_D#40
H_D#41	R8	H_D#41
H_D#42	T4	H_D#42
H_D#43	T7	H_D#43
H_D#44	R3	H_D#44
H_D#45	T5	H_D#45
H_D#46	V6	H_D#46
H_D#47	V3	H_D#47
H_D#48	W2	H_D#48
H_D#49	W1	H_D#49
H_D#50	V2	H_D#50
H_D#51	W4	H_D#51
H_D#52	W7	H_D#52
H_D#53	W5	H_D#53
H_D#54	A84	H_D#54
H_D#55	A8	H_D#55
H_D#56	A88	H_D#56
H_D#57	V8	H_D#57
H_D#58	A89	H_D#58
H_D#59	A8	H_D#59
H_D#60	AB1	H_D#60
H_D#61	AB7	H_D#61
H_D#62	AA2	H_D#62
H_D#63	AB5	H_D#63

ISOH





H_A#_3	F8	H_A#_3
H_A#_4	D12	H_A#_4
H_A#_5	C13	H_A#_5
H_A#_6	A8	H_A#_6
H_A#_7	E13	H_A#_7
H_A#_8	E12	H_A#_8
H_A#_9	J12	H_A#_9
H_A#_10	B13	H_A#_10
H_A#_11	A13	H_A#_11
H_A#_12	G13	H_A#_12
H_A#_13	A12	H_A#_13
H_A#_14	D14	H_A#_14
H_A#_15	F14	H_A#_15
H_A#_16	J13	H_A#_16
H_A#_17	E17	H_A#_17
H_A#_18	H15	H_A#_18
H_A#_19	G15	H_A#_19
H_A#_20	G14	H_A#_20
H_A#_21	A15	H_A#_21
H_A#_22	B18	H_A#_22
H_A#_23	B15	H_A#_23
H_A#_24	E14	H_A#_24
H_A#_25	H13	H_A#_25
H_A#_26	C14	H_A#_26
H_A#_27	A17	H_A#_27
H_A#_28	E15	H_A#_28
H_A#_29	H17	H_A#_29
H_A#_30	D17	H_A#_30
H_A#_31	G17	H_A#_31

H_ADS#	F10	H_ADS#
H_ADSTB#0	C12	H_ADSTB#0
H_ADSTB#1	H16	H_ADSTB#1
H_VREF	E2	H_VREF
H_BNR#	B9	H_BNR#
H_BPRI#	C7	H_BPRI#
H_BREQ#0	G8	H_BREQ#0
H_CPURST#	B10	H_CPURST#
H_VREF1	E1	H_VREF1

HCLKINN	AA6	CLK_MCH_BCLK# 29
HCLKINP	AA5	CLK_MCH_BCLK 29
H_DBSY#	C10	H_DBSY# 3
H_DEFER#	C6	H_DEFER# 3
H_DIN#0	H5	H_DIN#0 3
H_DIN#1	J6	H_DIN#1 3
H_DIN#2	T9	H_DIN#2 3
H_DIN#3	U6	H_DIN#3 3
H_DPWR#	G7	H_DPWR# 3
H_DRDY#	E6	H_DRDY# 3
H_DSTBN#0	F3	H_DSTBN#0 3
H_DSTBN#1	M8	H_DSTBN#1 3
H_DSTBN#2	T1	H_DSTBN#2 3
H_DSTBN#3	AA3	H_DSTBN#3 3
H_DSTBP#0	F4	H_DSTBP#0 3
H_DSTBP#1	M7	H_DSTBP#1 3
H_DSTBP#2	T2	H_DSTBP#2 3
H_DSTBP#3	AB3	H_DSTBP#3 3

H_HIT#	C8	H_HIT#
H_HITM#	B4	H_HITM#
H_LOCK#	C5	H_LOCK#
H_REQ#0	G9	H_REQ#0
H_REQ#1	E9	H_REQ#1
H_REQ#2	G12	H_REQ#2
H_REQ#3	B8	H_REQ#3
H_REQ#4	F12	H_REQ#4
H_RS#0	A5	H_RS#0
H_RS#1	B6	H_RS#1
H_RS#2	G10	H_RS#2
H_CPUSLP# GMCH	E8	H_CPUSLP# 3.20
H_TRDY#	E10	H_TRDY# 3



945GMS








Lane Reversal of DMI is not supported in 945GMS


LOW = DMI X 2
HIGH = RSVD







Close to Pin N33






Close to Pin C29,D29



Close to Pin B31





Close to Pin J23



POWER




945GMS





Disable TV : Connect to 1.5V rail






Close to Pin A28,B28,C28




Close to Pin C26,D26,E26



E/R V1.1 2008/5/28 add C1315, C1361, C1362



E/R V1.1 2008/5/28 add C1356, C1357



D

C

B

A

D

C

B

A



Title : EMPTY

ASUSTeK COMPUTER INC

Engineer: **ENGINEER**

Size

A

Project Name

N10

Rev

1.0

Date: Wednesday, July 02, 2008

Sheet 16 of 97

D

C

B

A

D

C

B

A



Title : EMPTY

ASUSTeK COMPUTER INC

Engineer: **ENGINEER**

Size

A

Project Name


N10


Rev


1.0


Date: Wednesday, July 02, 2008

Sheet 17 of 97




		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
A	N10		1.0
Date: Wednesday, July 02, 2008		Sheet	18 of 97



		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
A	N10		1.0
Date: Wednesday, July 02, 2008		Sheet	19 of 97





D

C

B

A

D

C

B

A



Title : EMPTY

ASUSTeK COMPUTER INC

Engineer: **ENGINEER**

Size

A

Project Name


N10





Rev

1.0


Date: Wednesday, July 02, 2008

Sheet 27 of 97








爲使Layout 簡潔ESD在BOM可改成同包裝0603電容









P/R 20080630 SWAP D3401(pin1,pin6) and D3402(pin3,pin4)




P/R 20080626 for EMI





Transformer close to J3401



MDC









Internal MIC Pre-Amplifier

(Microphone)FL = 33.86 Hz
(Microphone)FH = 22.5K Hz



External MIC



D

C

B

A



Title : EMPTY

ASUSTeK COMPUTER INC

Engineer: **ENGINEER**

Size

A

Project Name

N10

Rev

1.0

Date: Wednesday, July 02, 2008

Sheet 39 of 97

D

C

B

A

D

C

B

A



Title : EMPTY

ASUSTeK COMPUTER INC

Engineer: **ENGINEER**

Size

A

Project Name

N10

Rev


1.0

Date: Wednesday, July 02, 2008

Sheet 40 of 97

xD Pin-assignment

Pin#	PinName
Xd No. 0	CD
Xd No. 1	GND
Xd No. 2	R/-B
Xd No. 3	-RE
Xd No. 4	-CE
Xd No. 5	CLE
Xd No. 6	ALE
Xd No. 7	-WE
Xd No. 8	-WP
Xd No. 9	GND
Xd No.10	D0
Xd No.11	D1
Xd No.12	D2
Xd No.13	D3
Xd No.14	D4
Xd No.15	D5
Xd No.16	D6
Xd No.17	D7
Xd No.18	VCC




MS Pin-assignment



Pin#	PinName
MS No. 1	GND
MS No. 2	BS
MS No. 3	DATA1
MS No. 4	SDIO/DATA0
MS No. 5	DATA2
MS No. 6	INS
MS No. 7	DATA3
MS No. 8	SCLK
MS No. 9	VCC
MS No.10	GND

SD Pin-assignment

Pin#	PinName
SD No. 1	CD/DATA3
SD No. 2	CMD
SD No. 3	GND
SD No. 4	VDD
SD No. 5	CLK
SD No. 6	GND
SD No. 7	DATA0
SD No. 8	DATA1
SD No. 9	DATA2




Avoid floating if XD card is not inserted




SD_WP 對於台端連接器是 High 防寫，接地可寫
SD_WP 對於AU6371 是固定無法程式化

		Title : 4IN1 CARD	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size Custom	Project Name N10		Rev 1.0
Date: Wednesday, July 02, 2008		Sheet 42 of 97	

LPC DEBUG PORT



LCD LVDS Interface




Backlight Interface



```

BIOS
BACK_OFF#:When user push
"Fn+F7" button, BIOS
active this pin to turn
off back light.

```




P/R V2.0 L4601,L4602,L4604 change to P/N:09G023681002 (0.0680H/300mA 0603 5%)
P/R V2.0 C4601,C4602,C4603,C4604,C4605,C4608 change to P/N:11G232010004150 (10pF 0402)



Unidirectional buffers (high impedance buffers) are required on both HSYNC and VSYNC to prevent potential electrical overstress and illegal operation of the GMCH, since some display monitors may attempt to drive HSYNC and VSYNC signals back to GMCH.

LCD/BL Enable Switch


E/R V1.1 2008/5/28 add R4753,R4754




E/R V1.1 2008/5/28 add C4715

CRT RGB Switch


DAC_SEL
L: Dx=S1x (MCH)
H: Dx=S2x (GPU)




EDID Switch



BL PWM Switch




LVDS Switch




E/R V1.1 2008/5/28 add C4713, C4714


CRT DDC Switch




CRT SYNC Switch




P/R V2.0 2008/7/01 change +3VS to +3VA, umount R4718



		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
A	N10		1.0
Date: Wednesday, July 02, 2008		Sheet	49 of 97

Thermal Sensor



U5001 於3OM變更P/N:06G023064020 E/R 2008/05/19

Route H_THERMDA and H_THERMDC
on the same layer

-----OTHER SIGNALS

12 mils
=====GND

```
10 mils
=====H_THERMDA(10 mils)
```


```
=====H_THERMDC(10 mils)
```

10 mils
=====GND
12 mils

-----OTHER SIGNALS

Avoid BPSB,Power



FAN connector




FAN

SATA HDD

J5101 變更P/N:12G15200022S (DIP)










ASUS SSD



USB port


P/R V2.0 CE5201 change P/N:11G08D222756 (220UF/6.3V 7343/D2E)









		Title : EMPTY	
ASUSTek COMPUTER INC		Engineer: ENGINEER	
Size Custom	Project Name N10		Rev 1.0
Date: Wednesday, July 02, 2008		Sheet	54 of 97




		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
A	N10		1.0
Date: Wednesday, July 02, 2008		Sheet	55 of 97

POWER LED




BT LED


P/R V2.0 2008/6/29 R5613 unmount, R5614 mount




CHARGE LED



WLAN LED



P/R V2.0 2008/6/29 mount Q5612



```
mainboard
```

PWR LED

CHG LED

BT LED

WLAN LED

dim. : 3x1.6x1.6 mm

- Launch board

HD LED

NUM LED

CAP LED

dim. : 1.6x0.8x0.4 mm

PWR LED




MAG SW

MAR S

PWR S

— — — —






BAT1 JACK


Pin	Signal
1	P+
2	P+
3	CNT1
4	CNT2
5	SMBC
6	SMBD
7	ID
8	GND
9	GND

BOT VIEW(板下)





TOP VIEW(板上)


主電池上視圖




DC Jack







		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: <i>ENGINEER</i>	
Size Custom	Project Name N10		Rev 1.0
Date: <i>Wednesday, July 02, 2008</i>		Sheet 63 of 97	

PCI Device	IDSEL#	REQ/GNT#	Interrupts
Chipset (Host to PCI)	AD30 (Internal)		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
Thermal Sensor (CPU)	1001100x (98)
Thermal Sensor (VGA)	1001101x (9A)

IC	REFERENCE	VENID	DEVID	VERSION	MARK
NB9M-GS			0x06E9		Current Version: A2







A+E

A+B


G+H

D


A+A




L



O+B



LVDS CABLE (WTB)




MAINBOARD CONNECT

LCD PANEL CONNECT

P/N: 12G171040305


MIC., CCD, ALS CABLE(WTB)



MAINBOARD CONNECT

P/N: 12G171000124

BLUETOOTH CABLE(WTB)



MAINBOARD CONNECT

BlueTooth

P/N: 12G171000103

LAUNCH CABLE(WTB)

+5V	14	_____	14	+5V
+3VA	13	_____	13	+3VA
GND	12	_____	12	GND
LID_SW#	11	_____	11	LID_SW#
PWRLED#	10	_____	10	PWRLED#
PWR_SW#	9	_____	9	PWR_SW#
GND	8	_____	8	GND
MARATHON_SW#	7	_____	7	MARATHON_SW#
MAGNIFY_SW#	6	_____	6	MAGNIFY_SW#
+3VS	5	_____	5	+3VS
HDLED#	4	_____	4	HDLED#
NUM_LED#	3	_____	3	NUM_LED#
CAP_LED#	2	_____	2	CAP_LED#
+5VS	1	_____	1	+5VS

MAINBOARD CONNECT

P/N: 12G171000145

LAUNCH BOARD CONNECT

P/N: 12G171030140

MODEM CABLE(WTB)

RING	1	_____	RING
TIP	2	_____	TIP

MAINBOARD CONNECT

MODEM CONNECT

FINGER-PRINTER CABLE(FFC)

GND	12	_____	12	GND
FP_USB+	11	_____	11	FP_USB+
FP_USB-	10	_____	10	FP_USB-
+3VS	9	_____	9	+3VS
NC	8	_____	8	NC
NC	7	_____	7	NC
GND	6	_____	6	GND
GND	5	_____	5	GND
TP_CLK	4	_____	4	TP_CLK
TP_DAT	3	_____	3	TP_DAT
+5VS_TP	2	_____	2	+5VS_TP
+5VS_TP	1	_____	1	+5VS_TP

MAINBOARD CONNECT

P/N: 12G18340120C

下接觸

FINGER-PRINTER BOARD CONNECT

P/N: 12G18340120C

下接觸

Touch-Pad CABLE(FFC)

+5VS	12	_____	12	+5VS
+5VS	11	_____	11	+5VS
TP_DAT	10	_____	10	TP_DAT
TP_CLK	9	_____	9	TP_CLK
GND	8	_____	8	GND
GND	7	_____	7	GND
NC	6	_____	6	NC
NC	5	_____	5	NC
NC	4	_____	4	NC
SWL	3	_____	3	SWL
SWR	2	_____	2	SWR
NC	1	_____	1	NC

FINGER-PRINTER BOARD CONNECT

P/N: 12G183301208


上接觸



Touch-Pad BOARD CONNECT


上接觸

		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name	Rev	
Custom	N10	1.0	
Date: Wednesday, July 02, 2008		Sheet	67 of 97


1.0 SR(2006/11/29)				

		Title : HISTORY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size A	Project Name N10		Rev 1.0
Date: Wednesday, July 02, 2008		Sheet 69 of 97	






VGA




P/R V2.0 2008/6/30 R7302 change P/N



LVDS



P/R V2.0 R7303 change to P/N:10G212909014010 (909 OHM 0402 1%)




HDMI




Xtal

P/R V2.0 20080701 C7401, C7402, C7406, C7404 change P/N




E/R C7416,C7417 變更27pF

EXTERNAL SPREAD SPECTRUM



Other




Pin list for U7001J (13/13 GND_NC) and U7001G (8/13 IFPE).

Pin	Signal	Pin	Signal
AC11	GND_01	W9	GND_81
AC14	GND_02	W11	GND_82
AC17	GND_03	W14	GND_83
AC2	GND_04	W17	GND_84
AC20	GND_05	Y2	GND_85
AC23	GND_06	Y23	GND_86
AC26	GND_07	Y26	GND_87
AC5	GND_08	Y5	GND_88
AC8	GND_09		
AF11	GND_10		
AF14	GND_11		
AF17	GND_12		
AF2	GND_13		
AF20	GND_14		
AF23	GND_15		
AF26	GND_16		
AF5	GND_17		
AF8	GND_18		
B11	GND_19		
B14	GND_20		
B17	GND_21		
B2	GND_22		
B20	GND_23		
B23	GND_24		
B26	GND_25		
B5	GND_26		
B8	GND_27		
E11	GND_28		
E14	GND_29		
E17	GND_30		
E2	GND_31		
E20	GND_32		
E23	GND_33		
E26	GND_34		
E5	GND_35		
E8	GND_36		
H2	GND_37		
H5	GND_38		
J11	GND_39		
J14	GND_40		
J17	GND_41		
K19	GND_42		
K9	GND_43		
L11	GND_44		
L12	GND_45		
L13	GND_46		
L14	GND_47		
L15	GND_48		
L16	GND_49		
L17	GND_50		
L2	GND_51		
L5	GND_52		
M12	GND_53		
M13	GND_54		
M14	GND_55		
M15	GND_56		
M16	GND_57		
P19	GND_58		
P2	GND_59		
P23	GND_60		
P26	GND_61		
P5	GND_62		
P9	GND_63		
T12	GND_64		
T13	GND_65		
T14	GND_66		
T15	GND_67		
T16	GND_68		
U11	GND_69		
U12	GND_70		
U13	GND_71		
U14	GND_72		
U15	GND_73		
U16	GND_74		
U17	GND_75		
U2	GND_76		
U23	GND_77		
U26	GND_78		
U5	GND_79		
V19	GND_80		
V9	GND_81		
W11	GND_82		
W14	GND_83		
W17	GND_84		
Y2	GND_85		
Y23	GND_86		
Y26	GND_87		
Y5	GND_88		

ASUS Logo and Project Information:

ASUSTeK COMPUTER INC
Size: Custom
Date: Wednesday, July 02, 2008
Project Name: N10
Engineer: ENGINEER
Rev: 1.0
Sheet: 74 of 97






		Title : ****	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
Custom	N10		1.0
Date: Wednesday, July 02, 2008		Sheet	77 of 97



```
Rocset=Ioc*DCR/10uA, (ROCSET=R8213;R8215=R8213)
+1.5VO: (ROCSET=R8213;R8215=R8213=10.7KOhm; OCP>6A
+1.05VO: (ROCSET=R8212;R8212=R8211=10KOhm; OCP>9.6A
```

```
*VREF = 0.6V+-1%
+1.5VO = VREF*(R8206+R8214)/ R8214=1.52+-2.26%
+1.05VO=VREF*(R8207+R8210)/ R8207=1.052+-2.26%
```

```
* Fsw=1/K*Rfset;K=1.5*10e-10;(Rfset=R8202,R8204)
  Vo1=1.05V,_FSW=1/(k*22.1k)=300KHz
  Vo2=1.5V,_FSW=1/(k*18.2k)=366.3KHz
```



VOL_SEL	Voltage
H	+VCCP
L	+VCCP-50mV







Title : NA

ASUSTeK COMPUTER INC

Engineer: *Benson*

Size

A

Project Name


N10


Rev

1.0


Date: Wednesday, July 02, 2008

Sheet 86 of 97




		Title : POWER_SHUTDOWN#	
ASUSTeK COMPUTER INC		Engineer: Benson	
Size	Project Name		Rev
A	N10		1.0
Date: Wednesday, July 02, 2008		Sheet 87 of 97	

```
for delete BAT_LEARN function
```




		Title : POWER_CHARGER	
<OrigName>		Engineer: Benson	
Size Custom	Project Name N10		Rev 1.0
Date: Wednesday, July 02, 2008		Sheet 88 of 97	


5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

		Title : NA	
ASUSTeK COMPUTER INC		Engineer: <i>Benson</i>	
Size A	Project Name N10		Rev 1.0
Date: Wednesday, July 02, 2008		Sheet 89 of 97	


BATTERY IN DETECT



ADAPTER IN DETECT




+ 2.5VREF




U8600 & U8601 colay

U8600 Main source change to 06G006002414(tolerance:1%).
Add second source 06G006002610 (tolerance:1%),
06G006002412 (tolerance:0.2%) and
06G006002020(tolerance:0.2%)


Power limit Circuit





SUSB#_PWR POWER




VGA_PWRON POWER



SUSC#_PWR POWER




FOR POWER TEST




AC_BAT_SYS	AC_BAT_SYS	80,81,82,83,84
BAT	BAT	60,84
BAT_CON	BAT_CON	60,84
+3VA	+3VA	12,30,57,85,86
+5VO	+5VO	81,82,83,85,88
+5VSUS	+5VSUS	56,62,81
+3VO	+3VO	53,81,88
+3VSUS	+3VSUS	30,37,81
+5V	+5V	9,14,39,52,56,57,65,69,88
+5VS	+5VS	14,36,37,45,48,50,56,57,61,62,69,80,82,88
+3V	+3V	13,14,30,45,52,54,57,62,65,88
+3VS	+3VS	7,12,13,14,29,30,35,36,37,42,44,45,48,50,51,53,54,55,56,57,58,61,62,66,68,80,82,85,88
+12V	+12V	48,57,66,81
+12VS	+12VS	48,57,66,81
+2.5VS	+2.5VS	48,57,66,81
+1.8VO	+1.8VO	83
+1.8V	+1.8V	7,9,11,14,57,83,85
+1.8VS	+1.8VS	7,9,11,14,57,83,85
+0.9VS	+0.9VS	7,9,11,83
+VCCP	+VCCP	4,10,13,14,29,53,57,85
+1.05VO	+1.05VO	82
+1.5VS	+1.5VS	4,10,13,14,29,53,57,85
+VCORE	+VCORE	4,80
+VGA_Vcore	+VGA_Vcore	4,10,13,14,29,53,57,85
+1.1VS	+1.1VS	60,84
GPU_VID0	GPU_VID0	60,84
GPU_VID1	GPU_VID1	60,84
NVDD_SENSE	NVDD_SENSE	60,84

POWER GOOD DETECTER



R2.0 080331 Add Q9201, R9204 and un-mount U9200 for cost down with R9209 change from 100kohm to 10 kohm
080401 Change Q9201 from 2N7002 to BSS138.
080402 Un-Mount Q9201 and R9204, mount U9200. Recover R9209 from 10Kohm to 100Kohm




N10
USE IAMT

Design rating

(0.1A)	(0.2A)
(1A)	(8A)
(0.5A)	(5.6A)
(0.5A)	(5.982A)
(5A)	(7A)
(2.11A)	(8.61A)
(6.5A)	(1A)
(1A)	(8.36A)
(8A)	(8A)


N10 POWER-ON SEQUENCE UNDER BATTERY MODE




1. Battery is plugged in only and +3VA_EC is on
2. EC_RST# is de-asserted
3. Power button is pressed
4. EC asserts VSUS_ON to turn SUS power on
5. SUS_PWRGD is asserted to indicate SUS power is OK
6. EC de-asserts PM_RSMRST# to reset RTC well of ICH7M
7. EC asserts PM_PWRBTN# to ICH7M from G2 to G0
8. ICH7M de-asserts PM_SUSC# to EC
9. EC de-asserts SUSC_EC# to turn +V power on
10. ICH7M de-asserts PM_SUSB# to EC
11. EC de-asserts SUSB_EC# to turn +VS power on
12. EC waits for ALL_SYSTEM_PWRGD
13. EC asserts CPU_VRON to turn CPU power on
14. EC waits for VRM_PWRGD
15. EC asserts EC_CLK_EN to enable clock generator
16. EC asserts PM_PWROK to 945GMS and ICH7M
17. ICH7M asserts H_PWRGD to CPU
18. ICH7M asserts PLT_RST# to reset 945GMS
19. 945GMS asserts H_CPURST# to reset CPU

DC MODE Power On Sequence

1 → 19



N10 POWER-ON SEQUENCE UNDER BATTERY MODE



1. Battery is plugged in only and +3VA_EC is on
2. EC_RST# is de-asserted
3. Power button is pressed
4. EC asserts VSUS_ON to turn SUS power on
5. SUS_PWRGD is asserted to indicate SUS power is OK
6. EC de-asserts PM_RSMRST# to reset RTC well of ICH7M
7. EC asserts PM_PWRBTN# to ICH7M from G2 to G0
8. ICH7M de-asserts PM_SUSC# to EC
9. EC de-asserts SUSEC# to turn +V power on
10. ICH7M de-asserts PM_SUSB# to EC
11. EC de-asserts SUSB_EC# to turn +VS power on
12. EC waits for ALL_SYSTEM_PWRGD
13. EC asserts CPU_VRON to turn CPU power on
14. EC waits for VRM_PWRGD
15. EC asserts EC_CLK_EN to enable clock generator
16. EC asserts PM_PWROK to 945GMS and ICH7M
17. ICH7M asserts H_PWRGD to CPU
18. ICH7M asserts PLT_RST# to reset 945GMS
19. 945GMS asserts H_CPUREST# to reset CPU

AC MODE Power On Sequence

1 → 19

