






1215T BLOCK DIAGRAM



<Variant Name>








Change list:

- 1, CLK 0 and 1 reserved follow AMD Schematic check list.





DESIGN NOTE:
VLDIT must be routed as a pour or a trace at least 200 mils wide.
VLDIT may be routed from the source to either ALx balls or Fx balls.
Choose whichever makes routing simpler.
These six capacitors must be placed very near the selected balls.
The "other" set of balls must be decoupled with a 4.7uF cap.









Table 6. Power Supply/Voltage Regulator Interface Pin Descriptions

Signal Name	Type	Description
PSI_L	O-I/O-S	Power Status Indicator for the VDD Power Supply regulator. This signal may be used by the regulator to improve efficiency when the processor is in low power states.
VDD	S	Core power supply
VDD_SENSE	A	VDD voltage monitor pin
VDDNB	S	Northbridge power supply
VDDNB_SENSE	A	VDDNB voltage monitor pin
VDDIO	S	DDR SDRAM I/O ring power supply
VDDIO_SENSE	A	VDDIO voltage monitor pin
VDDA	S	Filtered PLL Supply Voltage
VDDR_A_VDDR_B	S	VDDR regulator voltage
VDDR_SENSE	A	VDDR voltage monitor pin
VLDIT_A_VLDIT_B	S	HyperTransport™ I/O ring power supplies
VLDIT_SENSE	A	VLDIT voltage monitor pin
VSS	S	Ground
VSS_SENSE	A	VSS voltage monitor pin
SVC	O-I/O-S	Serial VID interface clock
SVD	B-I/O-OD	Serial VID interface data







Title :DDR2_TERMINATIONS

ASUSTeK COMPUTER INC

Engineer:


Size	Project Name	Rev
Custom	1215T	1.0

Date: Tuesday, August 10, 2010

Sheet 9 of 80


Signal	RS740	RX780	RS780
HT_RXCALP	49.9R (GND)	1.21K	301R
HT_RXCALN	49.9R (VDDHT)		
HT_TXCALP	100R	1.21K	301R
HT_TXCALN			





www.laptopblue.vn



**DFT_GPIO1: LOAD_EEPROM_STRAPS**

Selects Loading of STRAPS from EEPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
RS780:SUS_STAT

STRAP_DEBUG_BUS_PCIE_ENABLE

Enables the Test Debug Bus using PCIE bus:

1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

RS780: configurable thru register setting only


RS740/RS780: Enables Side port memory

RS780:HSYNC#

Selects if Memory SIDE PORT is available or not

1 = Memory Side port Not available
0 = Memory Side port available

Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]



080201 R1.1

Change to +1.1V_NB
form NB_VDD_MUX



ange to 0805 from 1206

VCC_NB should not ramp before 1.1v

```
090404 cost
remove C1419,C1420 0.1uF
```


+VCC NB

```
071130
delete R
```






R1.11 080319
Change the SB Part number to SB700 (A12)




USB 0	External USB
USB 1	External USB
USB 2	
USB 3	
USB 4	
USB 5	
USB 6	Card reader
USB 7	
USB 8	CAMERA
USB 9	
USB 10	
USB 11	WLAN (MiniCard)
USB 12	
USB 13	
USB 14	
USB 15	




```

R1.1    EMI
R2123   33 ohm change to 39 ohm
C2148   22pf change to 33pf,mount

```



Change the SB Part number to SB710 (A14)




<Variant Name>

Change the SB Part number to SB710 (A14)


change C2311 to 10uF
090403

R1.11 080319

Change the SB Part number to SB700 (A12)



NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC_CLK



REQUIRED STRAPS

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLK0	LPC_CLK1	RTC_CLK	ACZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	EC ENABLED	CLKGEN ENABLED	INTERNAL RTC DEFAULT	ENABLE PCI MEM BOOT	H,H = Reserved H,L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			EC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI MEM BOOT DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

For SB700 A12 and later version


080204 R1.1

Change the Text Comment








<Variant Name>

ASUS		Title : SB700_STRAP	
ASUSTeK Computer INC		Engineer: N/A	
Size Custom	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet 24 of 80	

Close to HDMI CON(ESD Protection)




HDMI CON





2008.03.10
R1908, R1909, R1910, R1911, R1912, R1913, R1914, R1915 change to 680OHM

R1.1 EMI
mount choke, unmount 0 ohm resistor




<Variant Name>

		Title : Bluetooth	
ASUSTek Computer INC.		Engineer: N/A	
Size A	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet	27 of 80


5/20, Swap Pin15,16 and 42,43, follow 1215N




Change to small One, follow 1018P





USB場だ路



WLAN



LAN





NB-HT
CPU
NB
SB
DISPALY



CLK REQ LAN#
CLKREQ# MINICARD

SEL_27	0	100 MHz differential spreading SRC clock
	1	27MHz non-spreading singled clock on pin12 27MHz spread clock on pin13.


SEL_HTT66	0	100 MHz differential HTT clock
	1	66MHz 3.3V single ended HTT clock



071203
AMD review


<Variant Name>

ASUS		Title :RTM880T-797-VB-GRT	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size	Project Name	Rev	
Custom	1215T	1.0	
Date: Tuesday, August 10, 2010		Sheet 29 of 80	




follow 1201T

KB_CON1 12G182102402




For Keyboard Connector


<< KSI[15:0] [30]
 >> KSI[7:0] [30]



FOR RF and EMI




www.laptopblue.vn





For Touch-Pad

[30] TP_CLK
 [30] TP_DATA




R1.1



EXPRESS GATE & SHE

R1.1
 DEL PWR1




WLAN_ON/OFF


<Variant Name>

ASUS		Title : KB_Touch Pad	
ASUSTek Computer INC.		Engineer: N/A	
Size	Project Name	Rev	
B	1215T	1.0	
Date: Tuesday, August 10, 2010		Sheet 31 of 80	



For Debug








Resolve auto-boot issue



SPI ROM



<Variant Name>




<Variant Name>


ASUS		Title : CMOS	
ASUSTek Computer INC.		Engineer: N/A	
Size A4	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet	35 of 80

NOTE
VA6:02G611005006
VB5:02G611005015

<Variant Name>

		Title : ALC269	
ASUSTek Computer INC.		Engineer: N/A	
Size A	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet	36 of 80

<Variant Name>

		Title : MIC_HP_SPK	
ASUSTek Computer INC.		Engineer: N/A	
Size A	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet	37 of 80


AOD ACC Function

From EC

[30] EC86

+1.5V_ACC

www.laptopblue.vn




To HDT Header

To CPU & NB


Connect with CPU Debug Port

[5] CPU_TMS
[5] CPU_TDI
[5] CPU_TCK



Connect with SB OR EC



EC Direct Route







Reserve Pull high




<Variant Name>

ASUS		Title : ACC	
ASUSTek Computer INC.		Engineer: N/A	
Size	Project Name	1215T	
Custom		Rev 1.0	
Date: Tuesday, August 10, 2010		Sheet 38 of 70	




<Variant Name>








3.5G Module & External Antenna

		Title :	
ASUSTek Computer INC.		Engineer: N/A	
Size	Project Name		Rev
Custom	1215T		1.0
Date: Tuesday, August 10, 2010		Sheet	41 of 80

R1.1





PLACE ESD
Diodes near
VGA port








<Variant Name>


ASUS		Title : Onboard VGA	
ASUSTek Computer INC.		Engineer: N/A	
Size A3	Project Name 1215T	Rev 1.0	
Date: Tuesday, August 10, 2010		Sheet 45 of 80	




R1.1 FOR RF, mount this mlcc




Backlight Enable Discharge




LCD 3V Switch






USB2.0 with charge Connector(Optional)




Function Table


S	OEB	FUNCTION
X	H	Switch Disconnected
L	L	NC connected to Com
H	L	NO connected to Com

SATA HDD Connector




USB2.0 Connector






For POWER LED




Mode	Adapater Mode	Battery Mode
Battery power is between 100%~40%	Orange ON	Green ON
Battery power is between 40%~10%	Orange Blinking Slowly	Green Blinking Slowly
Battery power is less than 10%	Orange Blinking Quickly	OFF
S3/S5 Mode	Scenario the same as above	


For IDE/SATA LED




For WLAN LED






For CAPS LOCK LED




For CHARGE LED







Change net name




Change all MOS with ESD part



DC IN










BATT_CON_9P





Internal BAT

<Variant Name>


ASUS		Title : PWR Jack	
ASUSTek Computer INC.		Engineer: N/A	
Size A4	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet 60 of 80	






**TYPE A
SCREW HOLE**




**TYPE B
SCREW HOLE**




**TYPE C
SCREW HOLE**




CPU Bracket Hole




1mm E hole




2x2.8mm C hole



2mm B hole





2.5x1mm A hole



2.5x1mm A hole


HOLE



NUT

<Variant Name>

ASUS		Title : Screw Hole	
ASUSTek Computer INC.		Engineer: N/A	
Size Custom	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet	65 of 80



<Variant Name>

		Title : EMI	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size Custom	Project Name 1215T		Rev 1.0
Date: Tuesday, August 10, 2010		Sheet 66 of 80	

ADD

www.laptopblue.vn

0518:
add EMI Cap;
add R4806/R4807/Q4804
0520:
addT4601/PR167


DELETE

0520:
DEL PC85 PR107 PR12 PR87

MODIFY

0517:
switch TP button PIN1 to PIN3;PIN2 to PIN4

<Variant Name>




Title : History


ASUSTek Computer INC.

Engineer: N/A

Size	Project Name	Rev
B	1215T	1.0

Date: Tuesday, August 10, 2010Sheet 68 of 80





Power Info

- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.9 \cdot V_{in}) = 2.1A$
- Ripple Current:**
 $I_{ripple} = 1.45A$
 $I_{spec} = 2.5A$
- Frequency:**
 $RT = 33KOHM$
 $F_{osc} = 17000 / RT(Kohm) = 515KHz$

Battery Charging Current :

$I_{chg} = (V_{adj} - 0.075) / (25 \cdot R_s)$
Input Adaptor Max. Current Limit :
 $I_{limit_current} = (V_{adj} - 0.075) / (25 \cdot R_s) = 1.90A$

ACIN Threshold = 1.25V

Adaptor > 13.75V, System Powered by Adaptor
 Adaptor < 13.75V, System Powered by Battery

Battery Charging Voltage :





$V_{adj3} : V_{REF} \Rightarrow V_{bat} = 4.2V / cell$
 $3.9V > V_{adj3} > 2.4V \Rightarrow V_{bat} = 4.35V / cell$
 $V_{adj3} : GND \Rightarrow V_{bat} = 4.0V / cell$
 $2.2V > V_{adj3} > 1.1V \Rightarrow V_{bat} = 2 \cdot V_{adj3} / cell$



Battery Cell Selection :


CELLS: $V_{REF} \Rightarrow 4$ Cells;
 CELLS: OPEN $\Rightarrow 3$ Cells;
 CELLS: GND $\Rightarrow 2$ Cells;

VREF = 5.0V

$f_{osc}(KHz) = 17000 / RT (Kohm)$
 Soft start: $t_s(s) = 0.23 \cdot CS (\mu F)$








+5VSY5=5V(4.79V~5V)
MAX:6A RMS:1.3A



+5VSY5

+5VSY5


+12VSUS



PM_LEVELDOWN#	CPU_LEVELDOWN#	Voltage	Status
L	L	3.15	Power Saving
H	L	3.30	Normal
H	H	3.45	Performance



PM_LEVELDOWN#	CPU_LEVELDOWN#	Voltage	Status
L	L	4.8	Power Saving
H	L	5.0	Normal
H	H	5.2	Performance



Power Info. +5VSUS


1. **IP Current:**
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 2.082A$
2. **Ripple Current:**
 $I_{rip} = 1.482A$
 $I_{spec} = 2.5A$
 $O1\ pcs$
3. **Frequency:**
 $f_{osc} = 300KHz$
4. **OCp:**
 $I_{ocp} = 17A$


Power Info. +3VSUS

1. **IP Current:**
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 1.832A$
2. **Ripple Current:**
 $I_{rip} = 1.92A$
 $I_{spec} = 2.5A$
 $O1\ pcs$
3. **Frequency:**
 $f_{osc} = 375KHz$
4. **OCp:**
 $I_{ocp} = 8.74A$

Power Info. +3VA

1. **Dropout Voltage:**
 $V = 210mV (I_o = 300m A)$
2. **Current Limit:**
 $I_{limit} = 480mA$
3. **Pd:**
 $R_{thjc} = 5\ C/W$
 $P_d = 0.4W$






```
When you choose MLCC solution,you need to follow the rule:
1)Operation mode-->Force CCM
2)RC value-->R=178Kohm,C=820pF
```

Power Info.



1. **I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 0.825A$
2. **Ripple Current:**
 $I_{rip} = 1.32A$
 $I_{spec} = 2.5A$
3. **Dynamic:**
 $I_{peak} = 3.3A$
 $ESR = 18 \text{ mohm}$
 $V = 59.4mV$
4. **Frequency**
 $F_{osc} = 300KHz$
5. **OCP:**
 $6.45A$


PM_LEVELDOWN#	CPU_LEVELDOWN#	Voltage	Status
L	L	1.4V	Power Saving
H	L	1.5V	Normal
H	H	1.6V	Performance

$+V_{TDDR} = 0.75V(0.825V - 0.965V)$
MAX: 0.5A RMS: 0.1A



ENABLE






Power stage


- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.8 \cdot V_{in}) = 1.822A$
- Ripple Current:**
 $I_{ripple} = 3.73A$
- Ripple Voltage:**
 $I_{peak} = 10.933$
 $ESR = 18m\Omega$
 $V = 197mV$
- Inductor Spec:**
 $I_{sat} = 25A$
 $I_{dc} = 15.5A$
 $DCR = 5.5m\Omega$
- MOSFET Spec:**
H-side and L-side MOSFET:
 $R_{ds(on)} = 3020A$ ($T = 25$)
 $I_{peak} = 120A$ (Pause < 10us)

Controller


- Voltage & Current:**
 $+1.2VSUS: 1.2V \& 10.933A$
- Frequency:**
 $Frequency = 500KHZ$
- OCP:**
 Set $PR146 = 5.9K\Omega$
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 20A$
- Soft start time:**
 $Soft-Star$ duration is 1.35ms
- Inrush Current:**
 $C_{total} = 66\mu F$
 $I_{inrush} = 0.088A$

PM_LEVELDOWN#	CPU_LEVELDOWN#	Voltage	Status
L	L	1.05V	Power Saving
H	L	1.10V	Normal
H	H	1.127V	Performance






MAX:1.5A



MAX:1.5A



+2.5V /0.25A

- Dropout Voltage:
V = 300 mV (Io=2 A)
- Current Limit:
I limit= 2.8 A
- Continue Current:
I cont= 1A
- Pd:
R thjc =5 C/W
Pd =1.9W
- EN Voltage:
V rising = 1.4 V
V falling = 0.4 V
- Supply Voltage:
Vcc=5V
- Inrush current:
Tss = 4 ms
C total = 20 uF
I inrush= 7.5mA


- 2.5V @ 0.25A
- Dropout Voltage:
V = 0.21V (Io =0.3A)
 - Current Limit:
I limit=320mA
 - Continue Current:
I cont = 300mA
 - Power Dissipation:
Rthjc = 250 /W
V rising = 2V
V falling = 0.8V
 - Supply Voltage:
Vcc=3V
 - Inrush current:
Tss = 400us
C total =10uF
I inrush = 0.063A


+0.9VS

PM_LEVELDOWN#	CPU_LEVELDOWN#	Voltage	Status
L	L	0.85V	Power Saving
H	L	0.9V	Normal
H	H	0.95V	Performance

+1.8VS




PM_LEVELDOWN#	CPU_LEVELDOWN#	Voltage	Status
L	L	1.7V	Power Saving
H	L	1.8V	Normal
H	H	1.9V	Performance








<Variant Name>

ASUS		Title : Power Lim	
ASUSTek Computer INC		Engineer: N/A	
Size	Project Name		Rev
A4	1215T		1.1
Date: Tuesday, August 10, 2010		Sheet	79 of 80











For POWER ON LED







0521:change +5V_USB_IO to +5VSUS_IO

R1.7 ALC269-VB2 Issue
PD# is internal pull-up to 5VS_AUDIO & VIH=3.3V
Add R3602 & R3613 of PD# to make sure the PD# is
higher than 3.3V when power up speaker amplifier








For VIA VT1802P
Please reserve 11G232022004320 for ACZ_BCLK_AUD at PCH (SB) side







For VIA VT1802P
C3615 Change to 0.1uF (P/N 11G233310432340)
C3608 may improve the audio performance

www.laptopblue.vn






For EMI
Please reserve 11G232022004320 for ACZ_BCLK_AUD at PCH (SB) side
















GND_LAN_T 窺わ ヅ：策ン




R1.1 EMI

D
C
B
A

D
C
B
A






www.laptopblue.vn

1215N_IO

1.3G

2009_1102_1100

- 01.Block Diagram
- 02.PWR_BUTTON_LED
- 03.ALC269-1
- 04.ALC269-2(I/O)
- 05.ALC269-3(I/O)
- 06.DAU_HDD_CON
- 07.LAN
- 08.LAN CONN.
- 09.USB3.0_ASM1042
- 10.USB_Port
- 11.Srew Hole
- 12.EMI

		Title : Block Diagram	
ASUSTek Computer INC.		Engineer: ERICH_LEE	
Size A4	Project Name 1215N_IO		Rev 1.3
Date: Tuesday, August 10, 2010		Sheet	93 of 93