

Hades_840M_ULT
Schematics Document

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size	Document Number		Rev
A4	Hades 840M ULT		-1
Date: Wednesday, April 30, 2014		Sheet 1 of	102


Hades ULV Board Block Diagram

www.bptopblue.vn

Project code : 4PD02F010001

PCB P/N : 14205

Revision : -1



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichah,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
Block Diagram				
Size	Document Number			Rev
Custom	Hades 840M ULT			-1
Date:	Thursday, May 22, 2014	Sheet	2	of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
CPU (Reserved)					
Size A4	Document Number				Rev
	Hades 840M ULT				-1
Date:	Wednesday, April 30, 2014			Sheet 3	of 102

24 H_PECI <<>>

24,44,46,86 H_PROCHOT# >>>

36,86 H_CPUPWRGD >>>

13,86 DDR3_DRAMRST# <<<

12 DDR_PG_CTRL <<<

Layout Note:

1. SM_RCOMP trace width=12~15mil
2. Isolation Spacing: 20mil
3. Total trace length<500mil

CPU1B HSW_ULT_DDR3L 2 OF 19

PROC_DETECT# MISC

CATERR#

PECI

PROCHOT# THERMAL

PROCPWRGD PWR

SM_RCOMP0 DDR3L

SM_RCOMP1

SM_RCOMP2

SM_DRAMRST#

SM_PG_CNTL1

PRDY# J62

PRECE# K62

PROC_TCK E60

PROC_TMS E61

PROC_TRST# E59

PROC_TDI E63

PROC_TDO E62

BPM#0 J60

BPM#1 H60

BPM#2 H61

BPM#3 H62

BPM#4 K59

BPM#5 H63

BPM#6 K60

BPM#7 J61

GP

1D35V_CPU_VDDQ_S3

R420 470R2F

OR0402-PAD-1-GP

DY C404

SC100P50V2JN-L-GP

5V_S0

R401 62R2J-GP

C402 SC47P50V2JN-L1-GP

R413 56R2J-L1-GP

H_PROCHOT#_R K62

R403 10KR2J-L-GP

C61

R406 200R2F-L1-GP

R407 120R2F-GP

R408 100R2F-L1-GP-U

SM_RCOMP_0 AU60

SM_RCOMP_1 AV60

SM_RCOMP_2 AU61

SM_DRAMRST# AV15

SM_PG_CNTL1 AV61


HASWELL-6-GP-U

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通 Wistron Corpora

21F, 88, Sec.1, Hsin Tai Wu Rd., H



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (THERMAL/CLOCK/PM)			
Size A4	Document Number		Rev
	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet 4 of	102





SSID = CPU

www.laptopblue.vn

Pin Name	System Pull-up/Pull-down	Schematic Notes	✓
CFG[19:0]		Please refer to the <i>Crescent Bay and (??) Platforms - Debug Port Design Guide (DPDG)</i> .	

Note: Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

eDP Enable	1: Disable
CFG4	0: Enable



Signal Name	Description	Direction/ Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none">• CFG[3:0]: Reserved configuration lane. A test point may be placed on the board for these lanes.• PCI Express* Static x16 Lane Numbering Reversal.——• CFG[4]: eDP enable<ul style="list-style-type: none">— 1 = Disabled— 0 = Enabled• [19:5]: Reserved configuration lanes. A test point may be placed on the board for these lands.	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	-
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	

continued...

7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:


- RSVD – these signals should not be connected
- RSVD_TP – these signals should be routed to a test point
- RSVD_NCTF – these signals are non-critical to function and may be left unconnected

HADES
Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		CPU (CFG)	
Size Custom	Document Number	Hades 840M ULT	
Date: Wednesday, April 30, 2014	Sheet 6	of 102	Rev -1

SSID = CPU

www.laptopblue.vn



12 OF 19	CPU_CORE
VCC	C36
VCC	C40
VCC	C44
VCC	C48
VCC	C52
VCC	C56
VCC	E23
VCC	E25
VCC	E27
VCC	E29
VCC	E31
VCC	E33
VCC	E35
VCC	E37
VCC	E39
VCC	E41
VCC	E43
VCC	E45
VCC	E47
VCC	E49
VCC	E51
VCC	E53
VCC	E55
VCC	E57
VCC	F24
VCC	F28
VCC	F32
VCC	F36
VCC	F40
VCC	F44
VCC	F48
VCC	F52
VCC	F56
VCC	G23
VCC	G25
VCC	G27
VCC	G29
VCC	G31
VCC	G33
VCC	G35
VCC	G37
VCC	G39
VCC	G41
VCC	G43
VCC	G45
VCC	G47
VCC	G49
VCC	G51
VCC	G53
VCC	G55
VCC	G57
VCC	H23
VCC	J23
VCC	K23
VCC	K57
VCC	L22
VCC	M23
VCC	M57
VCC	P57
VCC	U57
VCC	W57
VCC	VCC

HADES


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CPU (VCC CORE)	
Size Custom	Document Number
Hades 840M ULT	
Date: Wednesday, April 30, 2014	Sheet 7 of 102
Rev -1	

SSID = CPU

HDMI

54 HDMI_DATA_CPU_N2
54 HDMI_DATA_CPU_P2
54 HDMI_DATA_CPU_N1
54 HDMI_DATA_CPU_P1
54 HDMI_DATA_CPU_N0
54 HDMI_DATA_CPU_P0
54 HDMI_DATA_CPU_N3
54 HDMI_DATA_CPU_P3



Layout Note:

Design Guideline:
EDP_COMP keep routing length max 100 mils.
Trace Width:20 mils.

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (DDI/EDP)		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 8 of 102	

SSID = CPU

CONFIDENTIAL

ACER

USE ONLY



R901 close to CPU

VSS_SENSE R901 1
100R2F-L1-GP-U


Layout Note:

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
CPU (VSS)					
Size	Document Number				Rev
A4	Hades 840M ULT				-1
Date:	Wednesday, April 30, 2014		Sheet	9	of 102

1D35V_CPU_VDDQ_S3




For Intel Recommend EE Part

CPU_CORE




CPU_CORE



SB 20140402

CPU_CORE



For Intel Recommend EE Part

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP1)

Size

A4

Document Number

Hades 840M ULT

Rev


-1

Date: Wednesday, April 30, 2014


Sheet 10 of 102

擺放電容的位置請參考 Page 21,每個位置如下

MAX: 1.92A




MAX: 0.285A



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (Power CAP2)		
Size Custom	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 11	of 102




SODIMM Memory Connectivity and Topology

ODT Signal Connectivity and Support


For SODIMM design decisions, Intel recommends ODT signals not to be routed between CPU and DIMM on throughput, leave ODT at CPU as no-connect (open), and tie DIMM ODT to DIMM through PEX and resistor. The reason for this additional ODT-control is to ensure that the ODT signal is terminated by a resistor at the DIMM. The PEX path during low power states, as ODT signal is terminated to VTT through RTT on SODIMM. The ODT value for the SODIMM on CPU platform will be encoded in the write command using the `WTRM` and `RTT` fields (60, 60) Ohm.

- CPU ODT output would be NOCON
- SODIMM ODT input should be tied to VDDQ through a resistor and a resistor to support low power states.



The schematic shows four DNA constructs, each with a unique restriction site (R1208, R1209, R1210, or R1211) and a 6605R2F-GP gene. The constructs are labeled M, A, DIM0, and ODT0/1. The restriction sites are indicated by arrows pointing to the DNA sequence.

For Intel Recommend Close to DIMM


 Wistron Corporation 21F, 88, Sec. 1, Hsin Ta Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DDR3-SODIMM1 Hades_840M_ULT	
Size A2	Document Number
Date:	Wednesday, April 30, 2014
Sheet	12 of 102
Rev	-1

SSID = MEMORY

www.laptopblue.vn


Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA






Layout Note:
Place these Caps near
SO-DIMMB

SODIMMB DECOUPLING



For Intel Recommend Close to DIMM

Place these caps close to
VTT1 and VTT2.




CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
(Reserved) SODIMM SODIMM4		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 14 of 102



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(EDP SIDEBAND/GPIO/DDI)

Size
A4

Document Number

Hades 840M ULT


Rev
-1

Date: Wednesday, April 30, 2014

Sheet 15 of 102

USB Table

Pair	Device
0	USB3.0 Port0
1	USB3.0 Port1
2	USB3.0 Port3
3	
4	BT
5	
6	CCD
7	Card Reader



Layout Note:

1. PCIE_RCOMP/ PCIE_IREF trace width=12~15mil
2. Isolation Spacing: 12mil
3. Total trace length<500mil

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

USBRBIAS/USBRBIAS# Connection Guidelines

- Short the USBRBIAS and the USBRBIAS# pins at the package and then route on the top layer to one end of a 22.6 Ω $\pm 1\%$ resistor to ground (see [Figure 15-2](#)).
- Route signal using 50 ohm single-ended impedance and 500 mils (12.7-mm) max trace length and no longer than 450 mils to resistor.
- Avoid routing next to clock pins or under stitching capacitors. Recommended minimum spacing to other signal traces is 15 mils (0.381 mm).

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) Note: Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (PCI/USB)

Size









Document Number

Hades 840M ULT

Rev

Date: Wednesday, April 30, 2014

Sheet 16 of 102



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (PCI-E/SMBUS/CLOCK/CL)		
Size	Document Number	Rev	-1
A3	Hades 840M ULT		
Date	Wednesday, April 30, 2014	Sheet	18 of 102




Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD – SATA	N/A
1	GND	N/C	GND	GND	SSD – PCIe	N/A


HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RTC/LPC/SATA/HDA)**

Size: Custom
Date: Wednesday, April 30, 2014
Sheet: 19 of 102

Rev: -1




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (GPIO/MISC)			
Size A3	Document Number		Rev
	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet 20 of	102

Notes:

1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, V20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to Section 41.3, "Loop Inductance Reduction Decoupling" on page 532.





Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (POWER1)		
Size A3	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 21	of 102




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (RSVD)			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014		Sheet 22 of 102

CPU1N HSW_ULT_DDR3L 14 OF 19



CPU1O HSW_ULT_DDR3L 15 OF 19



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES



Title CPU (VSS)		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014		Sheet 23 of 102

SSID = KBC

BATTER /CHARGER---->
Thermal/eDP/GPU---->


Touch Pad----

20K : 64.20025.LOL







Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
VA30	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
Hades UNA	100.0 K	20.0 K	2.750 V	2.7591	>= 2.616 V
Hades DIS 940	100.0 K	33.0 K	2.481 V	2.4935	< 2.616 V
Hades DIS 950	100.0 K	47.0 K	2.245 V	2.2592	< 2.363 V
Hades DIS 960	100.0 K	64.9 K	2.001 V	2.0169	>= 1.934 V
Posedion DIS 940	100.0 K	76.8 K	1.867 V	1.8827	>= 1.758 V
Posedion DIS 960	100.0 K	100.0 K	1.650 V	1.6665	>= 1.504 V
Posedion DIS 970	100.0 K	143.0 K	1.358 V	1.3740	>= 1.281 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	>= 1.126 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	>= 0.924 V

Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
SA	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
SB	100.0 K	20.0 K	2.750 V	2.7591	>= 2.616 V
SC	100.0 K	33.0 K	2.481 V	2.4935	< 2.616 V
-1	100.0 K	47.0 K	2.245 V	2.2592	< 2.363 V
Reserved for project use	100.0 K	64.9 K	2.001 V	2.0169	>= 1.934 V
Reserved for project use	100.0 K	76.8 K	1.867 V	1.8827	>= 1.758 V
Reserved for project use	100.0 K	100.0 K	1.650 V	1.6665	>= 1.504 V
Reserved for project use	100.0 K	143.0 K	1.358 V	1.3740	>= 1.281 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	>= 1.126 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	>= 0.924 V



Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
65W	N/A	100.0 K	3.000 V	>= 3.000 V	< 0.150 V
90W	100.0 K	N/A	0.000 V	0.3055	< 0.425 V
30W	100.0 K	100.0 K	0.300 V	>= 0.150 V	< 0.684 V
45W	100.0 K	100.0 K	0.550 V	0.5502	>= 0.425 V
120W	20.0 K	100.0 K	0.819 V	0.812	>= 0.684 V
135W	47.0 K	100.0 K	1.055 V	1.0895	>= 0.937 V
150W	64.9 K	100.0 K	1.299 V	1.3146	>= 1.177 V
Reserved	76.8 K	100.0 K	1.433 V	1.4497	>= 1.366 V
Reserved	100.0 K	100.0 K	1.650 V	1.6665	>= 1.542 V

Thermal sensor G788



ALERT# /T CRIT#
Pull-up Resistor

	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
R5	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C


T_CRIT temperature strapping point

Wistron Confidential documents. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title	Thermal 7718/Fan Controller P2793		
Size	Document Number	Hades 840M ULT	
A3		Rev	-1
Date: Wednesday, May 14, 2014	Sheet	26	of 102



R1	R2	R3	R4	Gain (Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB





SB 20140401



Reserve for input attenuation
to have optimized output power

多打ground VIA !!!!!!!



Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Audio AMP ALC1001		
Size	Document Number	Rev
A3	Hades 840M ULT	-1
Date: Wednesday, May 14, 2014	Sheet 28 of 102	

SSID = AUDIO


www.laptopblue.vn

Layout Note:

Trace width=40mil

Speaker

28,86 AMP_SPK1_L- >>>
28,86 AMP_SPK1_L+ >>>
27,86 AUD_SPK1_L- >>>
27,86 AUD_SPK1_L+ >>>
28,86 AMP_SPK1_R- >>>
28,86 AMP_SPK1_R+ >>>
27,86 AUD_SPK1_R- >>>
27,86 AUD_SPK1_R+ >>>







Combo Jack

SB 20140410

SB 20140410

-1 20140522




Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
Audio Jack		
Size	Document Number	Rev
Custom	Hades 840M ULT	-1
Date	Thursday, May 22, 2014	Sheet 29 of 102

Layout:
For RTL8111G(S)
close to each VDD10 pin
C3024: colse to Pin8
C3025 close to Pin30
C3026: close to Pin3
C3027: close to Pin22






Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LAN (RTL8111G(S))			
Size A3	Document Number		Rev
	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet 30 of 102	

www.laptopblue.vn



Title			
(LAN+VGA) CONNECTOR			
Size	Document Number	Rev	
Custom	Hades 840M ULT	-1	
Date:	Wednesday, April 30, 2014	Sheet 31 of	102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RTS5170(CARD READER)</div>		
Size <div>A4</div>	Document Number <div>Hades 840M ULT</div>	Rev <div>-1</div>
Date: Wednesday, April 30, 2014		Sheet 32 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Card Reader CONN (Reserved)		
Size Custom	Document Number	Rev
	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 33 of 102

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX-
6	StdA_SSRX+
7	GND
8	StdA_SSTX-
9	StdA_SSTX+

Low Active 2A
RDSon = 80mΩ (Typ)
U3401
IN EN#
OUT GND OC#
SY6288DAAC-GP
074.06288.009B


Low Active 2A
RDSon = 80mΩ (Typ)
U3402
IN EN#
OUT GND OC#
SY6288DAAC-GP
074.06288.009B

SB 20140407


-1 20140505

SB 20140327


USB3.0 (Port 0)



USB3.0 (Port 1)



USB3.0 (Port 2)



SB 20140327

SB 20140327

SB 20140327

Reserve for RF

16 USB30_RX_CPU_N1 <<<
16 USB30_RX_CPU_P1 <<<

16 USB30_TX_CPU_N1 <<<
16 USB30_TX_CPU_P1 <<<

16 USB30_RX_CPU_N2 <<<
16 USB30_RX_CPU_P2 <<<

16 USB30_TX_CPU_N2 <<<
16 USB30_TX_CPU_P2 <<<

16 USB30_RX_CPU_N3 <<<
16 USB30_RX_CPU_P3 <<<

16 USB30_TX_CPU_N3 <<<
16 USB30_TX_CPU_P3 <<<

16 USB30_RX_CPU_N4 <<<
16 USB30_RX_CPU_P4 <<<

16 USB30_TX_CPU_N4 <<<
16 USB30_TX_CPU_P4 <<<

16 USB30_RX_CPU_N5 <<<
16 USB30_RX_CPU_P5 <<<

16 USB30_TX_CPU_N5 <<<
16 USB30_TX_CPU_P5 <<<

16 USB30_RX_CPU_N6 <<<
16 USB30_RX_CPU_P6 <<<

16 USB30_TX_CPU_N6 <<<
16 USB30_TX_CPU_P6 <<<

16 USB30_RX_CPU_N7 <<<
16 USB30_RX_CPU_P7 <<<

16 USB30_TX_CPU_N7 <<<
16 USB30_TX_CPU_P7 <<<

16 USB30_RX_CPU_N8 <<<
16 USB30_RX_CPU_P8 <<<

16 USB30_TX_CPU_N8 <<<
16 USB30_TX_CPU_P8 <<<

16 USB30_RX_CPU_N9 <<<
16 USB30_RX_CPU_P9 <<<

16 USB30_TX_CPU_N9 <<<
16 USB30_TX_CPU_P9 <<<

16 USB30_RX_CPU_N10 <<<
16 USB30_RX_CPU_P10 <<<

16 USB30_TX_CPU_N10 <<<
16 USB30_TX_CPU_P10 <<<

Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.

File	USB 2.0 / 3.0 Port	Rev
Size	Document Number	-1
Custom	Hades 840M ULT	
Date	Monday, May 19, 2014	Sheet 34 of 102


CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



HADES

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
USB CHARGER					
Size	Document Number				Rev
A4	Hades 840M ULT				-1
Date:	Wednesday, April 30, 2014			Sheet	35 of 102



Power Sequence




ANNIE Run Power



Discharge circuit






For Intel Recommend Close to DIMM

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ADAPTER OCP / S3 reduction			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014		Sheet 37 of 102



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DS3

Size
A4

Document Number

Hades 840M ULT

Rev

-1

Date: Wednesday, April 30, 2014

Sheet 38 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES		
<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
1D05 M		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 39 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Connected Standby1		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 40 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Connected Standby2		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 41 of 102

ANNIE solution

Adaptor in to generate DCBATOUT



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN JACK

Size
A4

Document Number


Hades 840M ULT

Rev
-1


Date: Friday, May 16, 2014

Sheet 42 of 102

Battery Reset



Battery Insert



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4


Document Number



Hades 840M ULT

Rev
-1

Date: Wednesday, April 30, 2014

Sheet 43 of 102





SB 20140401

SB 20140401

High Side
84.00412.037
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Low Side
84.00412.037
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm


Choke
MagLayers: 7x7x3, 2R2
Dcr: 18 ~ 20 mOhm
Idc: 8A Isat: 14 A

High Side
84.00412.037
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Low Side
84.00412.037
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Choke
MagLayers: 7x7x3, 2R2
Dcr: 18 ~ 20 mOhm
Idc: 8A Isat: 14 A

Iomax=4.306A
(3.476+0.83)
OCP>6A



$$V_{out} = 2 * (1 + R1/R2)$$

$$= 2 * (1 + 6.8K / 10K)$$

$$= 3.36V$$

$$V_{out} = 2 * (1 + R1/R2)$$

$$= 2 * (1 + 33K / 21K)$$

$$= 5.14V$$

20140122


PWR_3D3V_ENTRIP2

PWR_5V_ENTRIP1


3D3V OCP setting

5V OCP setting

SB 20140327



Title			
TPS51624 CPUCORE(1/2)			
Size	Document Number		Rev
Custom		Hades 840M ULT	-1
Date:	Thursday, May 15, 2014	Sheet 46 of	102



modify schematic
2012-0814

HADES


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size B	Document Number Hades 840M ULT	Rev -1
Date:	Wednesday, April 30, 2014	Sheet 47 of 102

TPS51716 for 1D05V

High Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm

Low Side
84.00412.037 SIS412
Vgs @ 4.5V,
Id = 12A,
Rds(on) = 24 ~ 30mohm



EN. Setting



Vout. Setting

PU5001
TPS51716RUKR-GP
74.51716.073

PU5002
SIS412DN-T1-GE3-GP
84.00412.037
2nd = 84.08067.A37

PU5003
SIS412DN-T1-GE3-GP
84.00412.037
2nd = 84.08067.A37

Design Current=3A
OCP > 6A



MODE	PR5006	Frequency	Discharge Mode
	33k ohm	500kHz	Non-tracking Discharge
	22k ohm	670kHz	
	12k ohm	670kHz	
	1k ohm	500kHz	Tracking Discharge

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	DC to DC 1D05V(SY8208D)		
Size	A3	Document Number	Hades 840M ULT
Date	Friday, May 16, 2014	Sheet	48 of 102

www.laptopblue.vn



IccMAX = 4.4A
OCP > 8A



SB 20140328


Title			
RT8231(VDDQ VTT)			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet 49 of	102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
1D8V S0 TLV62065		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 50 of 102



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

1D5V S0 SYW232

Size

Document Number


Hades 840M ULT

Rev

Date: Thursday, May 15, 2014

Sheet 51 of

102



CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES




緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
CRT Board Connector (Reserved)					
Size		Document Number			Rev
A4		Hades 840M ULT			-1
Date:		Wednesday, April 30, 2014		Sheet	53 of 102

SSID = VIDEO

HDMI Level Shifter & CONNECTOR

www.laptopblue.vn

HDMI CONN



HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDMI Level Shifter/Connector		
Size	Document Number	Rev
A3	Hades_840M_ULT	-1
Date:	Friday, May 09, 2014	Sheet 54 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Display Port

Size
A4


Document Number
Hades 840M ULT

Rev
-1


Date: Wednesday, April 30, 2014

Sheet 55 of 102

SATA HDD Connector



SATA ODD Connector



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD / ODD			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Friday, May 16, 2014	Sheet 56 of	102


CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
E-SATA		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 57 of 102

Mini Card Connector(802.11a/b/g/n)



Rev	-1
102	

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES		
<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
WWAN CONN		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 59 of 102

17.2.6 General Guidelines for mSATA (Gen 2 and Gen 3) Routing on SATA/PCIe muxed Ports

The below table summarizes the AC cap requirements on the motherboard when using the SATA/PCIe muxed ports.

Table 17-6. SATA/PCIe Gen 2 and Gen 3 Capacitor Values

Condition	PCIe Only	SATA Only	PCIe/SATA
PCH Tx	100 nF	10 nF	100 nF
PCH Rx	None	10 nF ²	None ³

Notes:

- For PCIe only application, please refer to the PCIe guidelines for details.
- For SATA only application, both PCH Tx and PCH Rx channels need to have 10 nF caps on the motherboard. This option supports all SATA devices. However, the PCH Rx 10 nF capacitor can be removed if DC coupled ODDs/devices are NOT used.
- For PCIe/SATA muxed application, a 100 nF AC cap is required on motherboards for PCH Tx channel and NO AC cap is required on motherboard for the PCH Rx channel. This option DOES NOT support DC coupled ODDs/Devices.




Table 27. Socket 2 Module Configuration

State #	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)	Module Type and Main Host Interface ¹	Port Configuration ²
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A

Pin define from PCH and socket side.

	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsin 321, Taiwan, R.O.C.

Title	m-SATA Connector		
Size	Document Number	Rev	-1
Custom	Hades 840M ULT		
Date	Wednesday, May 14, 2014	Sheet	60 of 102


SSID = User.Interface

www.laptopblue.vn


Power Button_LED





Power STDBY_LED




Battery LED2(DC_BATFULL)



Battery LED1(CHARGE)



Power Button



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Bard/Power Button

Size
A4

Document Number


Hades 840M ULT

Rev
-1





Date: Friday, May 09, 2014

Sheet 61 of 102




Pin Number	Pin Definition
1	VCC (3.3V_S0 / 3.3V_S5)
2	PS/2 Clock
3	PS/2 Data
4	GND
5	I2C Data
6	I2C Clock
7	Interrupt# / Wake#
8	Button# / LID_CLOSED#



Internal KeyBoard Connector



CONFIDENTIAL FOR ACER




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
IO Board Connector		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Friday, May 16, 2014	Sheet 63 of 102




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title		
Hall Sensor		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Friday, May 16, 2014	Sheet 64 of 102	

SB 20140401



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

					
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
<i>Dubug connector</i>					
Size	Document Number		Rev		
A4	Hades 840M ULT		-1		
Date:	Wednesday, April 30, 2014	Sheet 65 of	102		

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>SENSOR HUB</div>		
Size <div>A4</div>	Document Number <div>Hades 840M ULT</div>	Rev <div>-1</div>
Date: Wednesday, April 30, 2014		Sheet 66 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
G Sensor			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014		Sheet 67 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Thunderbolt (1/5)		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 68 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
Thunderbolt (2/5)					
Size		Document Number			Rev
A4		Hades 840M ULT			-1
Date:		Wednesday, April 30, 2014		Sheet	69 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Thunderbolt (3/5)					
Size		Document Number			Rev
A4		Hades 840M ULT			-1
Date:		Wednesday, April 30, 2014		Sheet	70 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES


緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
Thunderbolt (4/5)					
Size	Document Number				Rev
A4	Hades 840M ULT				-1
Date: Wednesday, April 30, 2014		Sheet 71 of		102	

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Thunderbolt (5/5)		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 72 of 102








3.4.2 PCI Express Power Decoupling and Filtering

Table 3-16. PEX_I0VDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64	1.0 μ F	X6S 0402	1	Under GPU
	4.7 μ F	X6S 0603	1	Near GPU
	10 μ F	X5R 0805	1	Midway between GPU and Power Supply
	22 μ F	X5R 0805	1	Midway between GPU and Power Supply
GB4B-128 GB3-256	1.0 μ F	X6S 0402	4	Under GPU
	4.7 μ F	X6S 0603	2	Near GPU
	10 μ F	X5R 0805	4	Midway between GPU and Power Supply
	22 μ F	X5R 0805	4	Midway between GPU and Power Supply

Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type	Footprint	Population	Location
0.1 μ F	X5R 0402	1	Near GPU
4.7 μ F	X5R 0603	2	Near GPU




HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichai,
Taippei Hsien 221, Taiwan, R.O.C.

Title GPU(PEG)
Size Custom Document Number Hades 840M ULT Rev -1
Date Wednesday, April 30, 2014 Sheet 73 of 102


Muxless
VGA1J

LVDS




Muxless
VGA1M

DP




Muxless
VGA1K

HDMI



Muxless
VGA1L

eDP




Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
GPU (DIGITALOUT)		
Size	Document Number	Rev
A3	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 74 of 102



FBCLK Termination place on VRAM side



Group A



FBCLK Termination place on VRAM side



Group B





Table 3-10. GDDR5 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package	Capacitor Type	Footprint	Population	Location
G82B-64	0.1 μF	X7R 0402	2	Under GPU
	1 μF	X7R 0603	2	Under GPU
	4.7 μF	X5R 0603	2	Under GPU
	10 μF	X5R 0805	1	Near GPU
G84B-128	0.1 μF	X7R 0402	4	Under GPU
	1 μF	X7R 0603	4	Under GPU
	4.7 μF	X5R 0603	4	Under GPU
	10 μF	X5R 0805	2	Near GPU
G83-256	0.1 μF	X7R 0402	8	Under GPU
	1 μF	X7R 0603	14	Under GPU
	4.7 μF	X5R 0603	10	Under GPU
	10 μF	X5R 0805	6	Near GPU

- Notes:
- At least two GND vias and two power vias for each capacitor. All values in this table are preliminary. Final values may change.
 - If a single partition 64-bit GPU (e.g. the G84B-128 package) is used, populate only half of the recommended number of decoupling capacitors of G84B-128.

Table 3-14. FBx_PLL_AVDD and FB_DLL_AVDD Filtering

GPU Package	Capacitor Type	Footprint	Population	Location
G82B-64	0.1 μF	X7R 0402	2	Under GPU
	22 μF	X5R 0805	1	Near GPU
	30 Ω (ESR<0.010 Ω)	0603	1	Near GPU
	30 Ω (ESR<0.010 Ω)	0603	1	Near GPU
G84B-128	0.1 μF	X7R 0402	3 (1 per ball)	Under GPU
	22 μF	X5R 0805	1	Near GPU
	30 Ω (ESR<0.010 Ω)	0603	1	Near GPU
	30 Ω (ESR<0.010 Ω)	0603	1	Near GPU
G83-256	0.1 μF	X7R 0402	4 (1 per ball)	Under GPU
	22 μF	X5R 0805	1	Near GPU
	30 Ω (ESR<0.010 Ω)	0603	1	Near GPU
	30 Ω (ESR<0.010 Ω)	0603	1	Near GPU





Note: Filtering for FBx_PLL_AVDD on G83-256 is combined with PLL filtering in section 3.9.2.

Table 3-32. GB2B-64 and GB4B-128 PLLVDD Filtering

GPU Package	Capacitor Type	Footprint	Population	Location
GB2B-64 and GB4B-128	22 μ F XSR	0402	1	Under GPU
Bead Type				
30 Ω (ESR=0.05 Ω) 0402				
1				
Near GPU				

Table 3-33. SP_PLLVDD and VID_PLLVDD Power Rail Filtering Combined

GPU Package	Capacitor Type	Footprint	Population	Location
GB2B-64 and GB4B-128	0.1 μ F XTR	0402	1 per ball	Under GPU
Bead Type				
22 μ F XSR				
180 Ω (ESR=0.2 Ω) 0603				
1				
Near GPU				




DDR3	1.5V/1.5V	Single Rank	Hynix H5TC4G63AFR-11C	A-die	0x0	1000	N/A	Production candidate
			Micron MT41J256M16HA-093G:E	E-die	0x1	1000	1322	Production candidate
			Samsung K4V4G1646D-BC1A	D-die	0x2	1000	N/A	Post-production candidate

Table 113. Resistance Mapping to Hex Values

Resistor Values	Pull-up to VDD33	Pull-down to GND	
4.99 k	1000	0000	Hynix
10.0 k	1001	0001	
15.0 k	1010	0010	Samsung
20.0 k	1011	0011	
24.9 k	1100	0100	
30.1 k	1101	0101	
34.8 k	1110	0110	
45.3 k	1111	0111	

Table 15-3. GB2B-64 and GB4B-128 Multi-Level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCL	S0R3_EXPOSED	S0R2_EXPOSED	S0R1_EXPOSED	S0R0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AOH and pull-down to GND and stuff 50k pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AOH and pull-down to GND for forward compatibility.			
STRAP2				
STRAP3				
STRAP4				



Check with NV/ Ken

Hynix	H5TC4G63AFR-11C	A-die	0x0	1000
Micron	MT41J256M16HA-093G:E	E-die	0x1	1000
Samsung	K4V4G1646D-BC1A	D-die	0x2	1000

Wistron Confidential document. Anyone can not duplicate, modify, forward or any other purpose application without get Wistron permission.	
HYNEX	
緯創資通 Wistron Corporation	
21F, 8B, 8A, 1, Hsin-Tai Wu Rd., Hsinchu, Taiwan 30001, Taiwan, R.O.C.	
GPU (GPIO/STRAP)	
Hades 840M ULT	
-1	




Table 3-6. NVDD Decoupling Footprint and Population


GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64	4.7 μ F	X65 0603	10	Under GPU	
	1 μ F	X65 0402	4	Under GPU	
	4.7 μ F	XSR 0805	1	Hear GPU	
	22 μ F	XSR 0805	1	Hear GPU	
	4.7 μ F	XSR 0805	5	Hear GPU	
GB4B-128	330 μ F	POS 7343	1	Hear GPU	ESR ≤ 6 m Ω
	4.7 μ F	X65 0603	15	Under GPU	
	1 μ F	X65 0402	8	Under GPU	
	22 μ F	XSR 0805	14	Hear GPU	See Note 2
	4.7 μ F	X65 0603	5	Hear GPU	
GB3-256	330 μ F	POS 7343	2	Hear GPU	ESR ≤ 6 m Ω
	0.1 μ F	X7R 0402	20	Under GPU	
	4.7 μ F	X65 0603	40	Under GPU	
	10 μ F	XSR 0805	4	Hear GPU	
	22 μ F	XSR 0805	11	Hear GPU	
	400 μ F	XSR 1206	4	Hear GPU	
	330 μ F	POS 7343	4	Hear GPU	ESR ≤ 6 m Ω

Notes:
 1. Generally the decoupling capacitor footprint requirement will remain the same but the population may get updated or may differ per GPU SKU. Always refer to the latest PHN for any NVDD decoupling requirement update for specific GPU SKUs.
 2. Combine / co-layout two 0805 footprints into each of the POSCAP footprint. So a total of four 0805 footprints should be placed inside the two POSCAP foot prints, allocating fourteen 0805 footprints total.

Table 3-27. 3.3V Power Rail Decoupling

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64	3V3_MAH	0.1 μ F	X65 0402	2	Under GPU
GB4B-128	3V3_MAH	1 μ F	XSR 0603	1	Hear GPU
GB3-256	3V3_MAH	4.7 μ F	XSR 0603	1	Hear GPU
GB2B-64	3V3_AON	0.1 μ F	X65 0402	1	Under GPU
GB4B-128	3V3_AON	1 μ F	XSR 0603	1	Hear GPU
GB3-256	3V3_AON	4.7 μ F	XSR 0603	1	Hear GPU

Note: This table is for non-SLI mode. For SLI mode, please refer to the MIO Decoupling table.






HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: GPU (POWER/GND)
 Size: Document Number
 Date: Wednesday, April 30, 2014 Sheet 77 of 102



Reserve for EMC






Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type			Population		Location
			FBVDDQ	FBVDD	
FBVDD/Q Combined					
0.1 μF	X7R	0402	2		Under DRAM
1.0 μF	X7R	0603	4		Under DRAM
10 μF	X5R	0805	0		Close to DRAM
FBVDD/Q Separate					
0.1 μF	X7R	0402	4	2	Under DRAM
1.0 μF	X7R	0603	3	1	Under DRAM
10 μF	X5R	0805	0	0	Close to DRAM
Note: Location is close to DRAM for clamshell mode.					



Note: *Location is close to DRAM for clamshell mode.





Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: GPU-VRAM1,2 (1/4)
Size: Custom
Document Number: Hades 840M ULT
Date: Wednesday, April 30, 2014
Sheet: 78 of 102



www.laptopblue.vn



Capacitor Type		Population		Location	
		FBVDDQ	FBVDD		
FBVDD/Q Combined					
0.1 μ F	X7R	0402	2	Under DRAM	
1.0 μ F	X7R	0603	4	Under DRAM	
10 μ F	X5R	0805	0	Close to DRAM	
FBVDD/Q Separate					
0.1 μ F	X7R	0402	4	2	Under DRAM
1.0 μ F	X7R	0603	3	1	Under DRAM
10 μ F	X5R	0805	0	0	Close to DRAM
Note: *Location is close to DRAM for clamshell mode.					




Capacitor Type			Population		Location
			FBVDDQ	FBVDD	
FBVDD/Q Combined					
0.1 μ F	X7R	0402	2		Under DRAM
1.0 μ F	X7R	0603	4		Under DRAM
10 μ F	X5R	0805	0		Close to DRAM
FBVDD/Q Separate					
0.1 μ F	X7R	0402	4	2	Under DRAM
1.0 μ F	X7R	0603	3	1	Under DRAM
10 μ F	X5R	0805	0	0	Close to DRAM

Note: *Location is close to DRAM, for clamshell mode.

HADES

Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number	Rev	
Custom	Hades 840M ULT	-1	
Date:	Wednesday, April 30, 2014	Sheet 80 of	102



www.laptopblue.vn








Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type		Population		Location
		FBVDDQ	FBVDD	
0.1 μ F	X7R	0402	2	Under DRAM
1.0 μ F	X7R	0603	4	Under DRAM
10 μ F	X5R	0805	0	Close to DRAM
FBVDD/Q Separate				
0.1 μ F	X7R	0402	4	Under DRAM
1.0 μ F	X7R	0603	3	Under DRAM
10 μ F	X5R	0805	0	Close to DRAM

Note: *Location is close to DRAM for clamshell mode.





	Config : D	Config : A	Config : B
EDP-Cont.	33.5 A	35 A	43 A
EDP-Peak	51.5 A	40.89 A	80 A
PR8222	27K ohm	39K ohm	20K ohm
PR8206	7.5K ohm	30K ohm	20K ohm
PR8208	0 ohm	3K ohm	2K ohm
PR8209	6.2K ohm	24K ohm	18K ohm
PR8214	1.74K ohm	3K ohm	0 ohm
PC8223	5.6nF	1.8nF	2.7nF



www.laptopblue.vn

DCBATOUT PWR_VGA_DCBATOUT_1D5V VGA_1D5V_PWR 1D5V_VGA_S0

[illegible]

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DISCRETE VGA POWER			
Size	Document Number	Rev	
Custom	Hades 840M ULT	-1	
Date:	Thursday, May 22, 2014	Sheet	83 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Switchable GFX LCD(1/2)		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 84 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission




























HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Switchable GFX LCD(2/2)		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 85 of 102

Check test point



Test Point放在Dimm Door打開可量測處



CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES		
<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
NFC		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 87 of 102



1

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Finger Print			
Size A4	Document Number		Rev
Hades 840M ULT		-1	
Date: Wednesday, April 30, 2014		Sheet 89 of	102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Express Card</div>		
Size <div>A4</div>	Document Number <div>Hades 840M ULT</div>	Rev <div>-1</div>
Date: Wednesday, April 30, 2014		Sheet 90 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Smart Card socket</div>		
Size <div>A4</div>	Document Number <div>Hades 840M ULT</div>	Rev <div>-1</div>
Date: Wednesday, April 30, 2014		Sheet 91 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Switchable GFX eDP		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014		Sheet 92 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Bottom Docking</div>		
Size <div>A4</div>	Document Number <div>Hades 840M ULT</div>	Rev <div>-1</div>
Date: Wednesday, April 30, 2014		Sheet 93 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Inter LAN WG1217LM			
Size A4	Document Number Hades 840M ULT		Rev -1
Date: Wednesday, April 30, 2014		Sheet 94 of	102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>LAN Switch</div>		
Size <div>A4</div>	Document Number <div>Hades 840M ULT</div>	Rev <div>-1</div>
Date: Wednesday, April 30, 2014		Sheet 95 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
PCH XDP					
Size		Document Number			Rev
A4		Hades 840M ULT			-1
Date:		Wednesday, April 30, 2014		Sheet	96 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document. Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

HADES

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

table of content

Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 97 of	102

CONFIDENTIAL FOR ACER CSD USE ONLY

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A4


Document Number
Hades 840M ULT



Rev
-1

Date: Wednesday, April 30, 2014

Sheet 98 of 102

(AC mode)





HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			Power Block Diagram	
Size	Document Number	Rev		
A3		Hades_840M_ULT		-1
Date:	Wednesday, April 30, 2014	Sheet	100	of 102

PCH SMBus Block Diagram

www.laptopblue.vn

KBC SMBus Block Diagram



Thermal Block Diagram

Audio Block Diagram

