


# VA70 BLOCK DIAGRAM



## POWER

CPU VCORE	PAGE 80
SYSTEM, +3V, +5V	PAGE 81
+VCCP & +VCCP_VT	PAGE 82
DDR & VTT	PAGE 83
2.5V & 1.5VS & 1.1VS	PAGE 84
SMART CHARGER	PAGE 88
POWER DETECT	PAGE 90
LOAD SWITCH	PAGE 91
POWER PROTECT	PAGE 92

## VGA POWER

GPU VCORE	PAGE 80
+1.05VS_VGA	
+1.5VS_VGA	
+3VS_VGA	
+12VS_VGA	
LOAD SWITCH	PAGE 91
POWER PROTECT	PAGE 92

## Power Rails

Sleep State	RTC	VA	VSUS	V	VS
S0	ON	ON	ON	ON	ON
S3	ON	ON	ON	ON	OFF
S4	ON	ON	ON	OFF	OFF
S5/ AC	ON	ON	ON	OFF	OFF
S5/ DC	ON	ON	OFF	OFF	OFF

## PCIe Port




PCIe_P1	CARDREADER
PCIe_P2	Mini CARD (WLAN)
PCIe_P3	mSATA
PCIe_P4	USB30
PCIe_P5	
PCIe_P6	LAN

## USB20 PORT

USB P00	External MB
USB P01	External MB
USB P02	
USB P03	External DB
USB P04	
USB P05	BT
USB P08	Camera
USB P09	External DB
USB P10	
USB P11	SSD
USB P12	
USB P13	

## SATA PORT

SATA P0	HDD 1
SATA P1	HDD 2
SATA P2	ODD 3
SATA P3	mSATA
SATA P4	
SATA P5	



**PEGATRON** Title : BLOCK DIAGRAM


BU1-RD Div.1-HW RD Dept.1 Engineer: Wing\_Cheng

Size	Project Name	Rev
Custom	BA52HR/CR	1.0
Date: Friday, February 03, 2012	Sheet	1 of 77

BOM optional	Remark
N/A	For 上件
/ABCT	For ABCT , 上件
/niAMT	For no iAMT , 上件
/HOME	For 上件
/HR	For Huron River , 上件
/Non_HSPI	For ROM SETTING , 上件
Entry	For 上件
Main	For 上件
/USB20	For USB 2.0 , 上件
/HSPI	For 不上件
/HDMI	For HDMI用 , 不上件
/TP1_AUD	For power control , 不上件
/TP1_BT	For power control , 不上件
/TP1_CAMERA	For power control , 不上件
/TP1_CR	For power control , 不上件
/TP1_LAN	For power control , 不上件
/TP1_ODD	For power control , 不上件
/TP1_WLAN	For power control , 不上件
/THERM	For Palm Rest温度 , 不上件
/usb30	For USB 3.0 , 不上件
/ZPODD	For ODD battery saving使用Mount R5108 , 不上件
@	For 不上件
@/MP	For debug port, MP不上件
/BT270	視keypat list而定
/COMBO_BT	視keypat list而定
/SATA+	For Sata Repeater, SR先上件

<b>PEGATRON</b>		Title : <b>System Setting</b>
PEGATRON COMPUTER INC		Engineer: <b>Wing_Cheng</b>
Size <b>A</b>	Project Name <b>BA52HR/CR</b>	Rev <b>1.0</b>
Date: <b>Friday, February 03, 2012</b>		Sheet <b>2</b> of <b>94</b>

+VCCP 4.6,7,25,26,27,37,47,53,82



1201-006D000 - 988B for Huron River

If Support PCIe Gen3, change AC Cap to 0.22uF

do not remove because POWER removed thier PU R. Joyoung0613




do not remove because POWER removed thier PU R. Joyoung0613





0614-Remove C0641 and nostuff C0651,C0647,C0658



Check net name??

HR\_Decoupling guide from Intel (POWER + EE)  
+VCCP 22uF \* 19pcs (7 nostuff)  
330uF \* 3pcs

EIH31/30 (EE)  
+VCCP 10uF \* 19pcs (2pcs no stuff)  
22uF \* 10 pcs (total no stuff)  
330 uF \* 1pcs Power support

CR\_Decoupling guide from Intel (POWER + EE)  
+VCCP 22uF \* 19pcs (7 nostuff)  
330uF \* 3pcs

Decoupling guide for Everest (EE)  
+VCCP 22uF \* 19pcs (7 no stuff)  
330uF \* 1pcs (1 no stuff)=>JE31HR/CR power support

HR\_Decoupling guide from Intel (POWER + EE)  
+VCC\_CORE 22uF \* 16pcs  
10uF \* 10pcs  
470uF \* 4pcs

EIH31/30  
+VCC\_CORE 22uF \* 14pcs(6pcs unmount)  
10uF \* 16pcs (4pcs unmount)  
470uF \* 2pcs (Power support)

CR\_Decoupling guide from Intel (POWER + EE)  
+VCC\_CORE 22uF \* 16pcs  
10uF \* 10pcs  
470uF \* 4pcs

Decoupling guide for Everest (EE)  
+VCC\_CORE 22uF \* 16pcs (8 nostuff)  
10uF \* 10pcs (3 nostuff)  
470uF \* 1pcs=>JE31HR/CR power support

0622-Remove CE0603(powre schematic reserve)

0622-Remove CE0601(powre schematic reserve)

Voltage for the memory controller and shared cache defined at the motherboard VCCIO\_SENSE and VSS\_SENSE\_VCCIO

# POWER


PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES



Vcc for processor core  
Voltage range: 0.3 ~ 1.52V



ICCMAX\_VCCIO 8.5A


R1.0 0126  
Intel Comments

R1.0 0126  
Intel Comments





Frank  
20110516 Remove R0601 and R0604, because Power is already reserved



SV-QC ICMAX\_VA\_XG 33A  
SV-DC ICMAX\_VA\_XG 33A




POWER www.laptopblue.vn




+VCCSA_SEL0	+VCCSA_SEL1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V







<p><b>CFG strapping information:</b></p>
<p><b>CFG[2]: PCIE Static Numbering Lane Reversal- CFG[2] is for the 16x</b></p> <p>- 1: (Default) Normal Operation, Lane # definition matches sockect pin map definition</p> <p>- 0: Lane Numbers Reversed 15 -&gt; 0, 14 -&gt; 1, ...</p>
<p><b>CFG[4]: Embedded DisplayPort Detection</b></p> <p>- 1: (Default) Disabled ; No Physical Display Port attached to Embedded DisplayPort</p> <p>- 0: Enabled ; An external Display Port device is connected to the Embedded Display Port</p>
<p><b>CFG[6:5]: PCI Express Port Bifurcation Straps</b></p> <p>- 11 : (Default) x 1 6</p> <p>- 10 : x 8, x 8</p> <p>- 01 : Reserved</p> <p>- 00 : x 8, x 4, x 4</p>
<p><b>CFG[7]: PEG DEFER TRAINING</b></p> <p>- 1: (Default) PEG Train immediately following xxRESETB de assertion</p> <p>- 0: PEG Wait for BIOS training</p>



+VCCIO_SEL	
1	1.05V
0	1.00V

Frank  
20110516 Change VCCP\_SEL to VCCIO\_SEL for  
meeting Power schematic defined

**PROCESSOR DRIVEN Vref PATH WAS STUFFED BY DEFAULT:**

DDR\_WR\_VREF01

5.21 DRAMRST\_CNTRL\_PCH

R0911 1 2 00hm

00901A UMSKIN

1 6

04

DIMM0\_VREF\_DQ 18

M3 Path:0 Ohm at Page18

R0912 1 2 00hm

00901B UMSKIN

4 3

04

DDR\_WR\_VREF02

DIMM1\_VREF\_DQ 18

*Reserve S3 power reduction schematic*

**M3: Processor Generated SO-DIMM VREFDQ – New Requirement**

**Sandy Bridge CPU Only: M1 Implementation**


**Sandy Bridge/Ivy Bridge CPU: M1 and M3 Implementation**



**Sandy Bridge CPU Only: M1 Implementation**  
**Sandy Bridge/Ivy Bridge CPU: M1 and M3 Implementation**







KEY B1




CPU XDP connector

PCH XDP connector





## DDR3 Vref



If support M1 :(Sandy Bridge CPU Only)

1. Un mount R1802,R1803,R1805,R1806,R1810,R1811,C1802
2. Mount R1801,R1804

==>CA and DQ are the same path

If support M1 and M3 :(Sandy Bridge/Ivy Bridge CPU)


1. Mount R1802,R1803,R1805,R1806,R1810,R1811,C1802
2. Un mount R1801,R1804

==> CA and DQ are separate path


**Sandy Bridge CPU Only: M1 Implementation**  
**Sandy Bridge/Ivy Bridge CPU: M1 and M3 Implementation**

R1.4--2


<b>PEGATRON</b>		<b>Title :</b> VID Controller	
PEGATRON COMPUTER INC		<b>Engineer:</b> Wing_Cheng	
Size	Project Name		Rev
C	BA52HR/CR		1.0
Date: Friday, February 03, 2012		Sheet	19 of 94





Request by CSC





R1.0  
Delete  
+RTCBAT




<b>CMOS Settings</b>	<b>JRST2001</b>
<b>Clear CMOS</b>	<b>Shunt</b>
<b>Keep CMOS</b>	<b>Open (Default)</b>




<b>TPM Settings</b>	<b>JRST2002</b>
<b>Clear ME RTC Registers</b>	<b>Shunt</b>
<b>Keep ME RTC Registers</b>	<b>Open (Default)</b>






R1.0 add JRST3 to follow BIC50. Joyoung 0628














Frank  
0506 Pull up 2.2k ohm in DDC bus for CRT and LVDS .

Frank  
0426 modify CRT net name.



#### CRT Disable: (For discrete graphic)

















1. NC:  
CRT\_RED,CRT\_GREEN,CRT\_BLUE  
CRT\_HSYCN,CRT\_VSYNC
2. 1-kΩ ±0.5% pull-down to GND:  
DAC\_IREF
3. Connected to GND:  
CRT\_ITRN
4. Connect to +V3.3:  
VCCDAC

#### DisPlay Port Disable: (For discrete graphic)

1. NC:  
ALL

#### LVDS Disable: (For discrete graphic)

1. NC:  
LVDSA\_DATA [3:0], LVDSA\_DATA# [3:0],  
LVDSA\_CLK, LVDSA\_CLK#, LVDSB\_DATA [3:0],  
LVDSB\_DATA# [3:0], LVDSB\_CLK, LVDSB\_CLK#  
L\_VDD\_EN, L\_BKLTEN, L\_BKLTCTL, LVD\_VREFH  
LVD\_VREFL, LVD\_IBG, LVD\_VBG  
2. Connected to GND:  
VccALVDS,VccTX\_LVDS




+3VSUS	+3VSUS	4,22,27,28,30,33,65,81,85,92
+3VS	+3VS	4,16,17,20,21,22,23,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92
+3V	+3V	4,37,51,63,65,91
+3VSUS_ORG	+3VSUS_ORG	20,21,22,25,27
+12VS	+12VS	28,39,41,91
+1.8VS	+1.8VS	7,25,26,63,84

# USB PORT

USB_P00	External 2.0/3.0
USB_P01	External 2.0/3.0
USB_P02	
USB_P03	External 2.0
USB_P04	
USB_P05	WiFi
USB_P07	
USB_P08	Camera
USB_P09	External 2.0
USB_P10	BT
USB_P11	PCIe/mSATA
USB_P12	
USB_P13	

	PCB_ID1	PCB_ID0
A	L	L
B	L	H
C	H	L
MP		



Add PCH\_GPIO0\_R.

Delete ICC\_EN#.

Add PM\_LANPHY\_EN

Add HOST\_ALERT#1\_R.

Add SATA\_DET#4\_R.  
DGPU\_PWROK has 100 ms software delay ,  
no hardware delay requirement


Reserve PCH\_GPIO24

Add PLL\_ODVR\_EN.


Add PSATA\_PWR\_EN#1\_R.

Add SATA\_ODD\_PRSENT#\_R and FDI\_OVRVLTG.




Add CRIT\_TEMP\_REP#\_R.




R1.0 mount R2541 for LAN\_LPWR 0615




R1.0 REMOVE DGPU\_PWROK schematic 0602




R1.0 Change net name for single net. Joyoung 0621






<b>PEGATRON</b>		<b>Title :</b> PCH(7) POWER,GN	
PEGATRON COMPUTER INC		<b>Engineer:</b> Wing Cheng	
Size C	Project Name <b>BA52HR/CR</b>	Rev 1.0	
Date: Friday, February 03, 2012		Sheet 26 of 94	




PCH SPI ROM



SPI Debug Connector








PCH SMBus


















LED[0] LED_ACT	LED[1] LED_LINK	LED[2] LED_LINK_1000	Selected Speed	Link Status
High	High	High	Any Speed	Link Down
Blink	High	High	10 Mbps; Half-Duplex	Link Up
Blink	Low	High	10 Mbps; Full-Duplex	Link Up
Blink	Low	High	100 Mbps; Half-Duplex	Link Up
Blink	Low	High	100 Mbps; Full-Duplex	Link Up
Blink	Low	Low	Auto, 1000 Mbps, Full-Duplex	Link Up



11/30 Swap for LU3401/LU3402 co-lay(Elmer)



EMI suggest to change 0805 size 0921





for Non-overclocking


<Variant Name>

<b>PEGATRON</b> Title : RJ45/RJ11	
BG1-CSC-HW R&D Dept.5 Engineer: Ahren_chen	
Size Custom	Project Name <b>PLFG</b>
Date: Friday, February 03, 2012	Sheet 34 of 99



## LVDS




LVDS/eDP control signal





eDP



## USB Camera






RSET Requirements: DACA\_RSET= 124  $\Omega$ , 1%, stuffed by default.



Figure 71. GPU-DAC Connections

The LC filter circuit (NV DSC only)  
DDC: L=27nH, C=12PF  
HSYNC/VSYNC: L=27nH, C=47PF  
RGB: L=100nH, C=10PF









Close to connector and do T routing



R3910, R3911, R3912, R3913, R3914, R3915, R3916, R3917  
Intel design guide : 680ohm /UMA  
NV reference schematics : 499ohm /DGPUO



#### EMI solution




HDMI\_SCL & HDMI\_SDA : no via , trace length should be as short as possible





EMI solution

RN3905, RN3906  
Intel design guide: 2.2K ohm /UMA  
NV reference schematics: 4.7K ohm /DGPUO



R1.0 0106  
HDMI HPD Cost Reduced Level Shifter Design Recommendation






Pin Name	Description
SP1	SD_D7/XD_RDY
SP2	SD_D6/XD_RE#
SP3	SD_D5/XD_CE#
SP4	SD_D4/XD_WE#
SP5	MS_BS/XD_CLE
SP6	MS_D5/XD_ALE
SP7	MS_D1/XD_WP#
SP8	MS_D4/XD_D0
SP9	MS_D0/XD_D1
SP10	MS_D2/XD_D2
SP11	MS_D6/XD_D3
SP12	MS_D3/XD_D4
SP13	MS_D7/XD_D5
SP14	MS_CLK/XD_D6
SP15	SD_WP/XD_D7

SP1	SD_D7	XD_RDY
SP2	SD_D6	XD_RE#
SP3	SD_D5	XD_CE#
SP4	SD_D4	XD_WE#
SP5	MS_BS	XD_CLE
SP6	MS_D5	XD_ALE
SP7	MS_D1	XD_WP#
SP8	MS_D4	XD_D0
SP9	MS_D0	XD_D1
SP10	MS_D2	XD_D2
SP11	MS_D6	XD_D3
SP12	MS_D3	XD_D4
SP13	MS_D7	XD_D5
SP14	MS_CLK	XD_D6
SP15	SD_WP	XD_D7

Share Pin









Del Entry audio circuit


SR-8  
0121-11

Del Entry audio circuit

SR-8  
0121-11

# Thermal Policy


www.laptopblue.vn








<b>PEGATRON</b>		Title : <b>RST_Reset Circuit</b>	
BG1-HW RD Div.2-NB RD Dept.5		Engineer: <b>Wing_Cheng</b>	
Size B	Project Name <b>BA52HR/CR</b>		Rev 1.0
Date: <b>Friday, February 03, 2012</b>		Sheet	47 of 77

# Touch Pad Button/ Hall Sensor


www.laptopblue.com Keyboard



close to U4601




## U5001 Close to CPU



## Plam Rest Thermal Sensor

**PHILIP PMBS3904**  
Place in the center of Plamrest.




**U4903 under palmrest**

SMBUS addr=1001100x (98)

U4903: Remote(Local) thermal sensor,use remote mode.






R1.2-10


## FAN















PCIE/mSATA

www.laptopblue.vn

Select PCIE or mSATA IF select mSATA(only +3VAUX)











Screw G x 2

Fix Hole H x 1


Fix Hole I x 1




POWER Button LED




R1.1 reverse PWR\_CON01 and change pin 1~4 pin define 1024



LID Switch





## USB 2.0




D\_GND\_IO Moat


A\_GND\_IO




Screw L x 2




Fix Hole F x 1




Fix Hole E x 1



## Headphone & MIC combo Jack



## MIC JACK




R1.1 Add 2nd MIC schematic 0804




PEGATRON		Title : SLIDE_SW	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing_Cheng	
Size A	Project Name BA52HR/CR		Rev 1.0
Date: Friday, February 03, 2012		Sheet	59 of 77

# HDD 1


9.5mm



0928





12.5mm




# ODD

## ZERO POWER ODD SUPPORT

support Hokey turn off ODD power





**MB USB**



## IO Board

AUDIO BOARD/w USB2.0 x2

### USB Power Switch for USB DB Main






## DC IN


## Battery Connector

www.laptopblue.vn




## Discharge Circuit

Frank  
0505 Follow EVEREST




## VGA Discharge Circuit



Unmount +VGA\_Vcore discharg

PEGATRON		Title :USB PORTS/ eSATA	
BU1-RD Div.1-HW RD Dept.1		Engineer: Wing_Cheng	
Size A	Project Name BA52HR/CR		Rev 1.0
Date: Friday, February 03, 2012		Sheet	64 of 77



**www.laptopblue.vn**




## DEBUG CARD CONN.




### Power LED



### WLAN LED



### HDD LED



### CPU Screw B x 4

### Screw A x 4 (PTH)

### Screw hole R x 1

### Screw hole V x 1

### Screw hole Q x 6

### WLAN NUT

### GPU Screw P x 2

### Screw A x 2 (NPTH)

### Screw hole T x 1

### Screw hole S x 2

### PCH Local Side Symbol


### Fix hole D x 1

### Fix hole N x 1



<b>PEGATRON</b>		Title : <b>TPM</b>	
Pegatron Corp.		Engineer: <b>Wing_Cheng</b>	
Size <b>B</b>	Project Name <b>BA52HR/CR</b>		Rev <b>1.0</b>
Date: <b>Friday, February 03, 2012</b>		Sheet <b>67</b> of <b>77</b>	

PEGATRON		Title : Finger Printer	
Pegatron Corp.		Engineer: Wing_Cheng	
Size A	Project Name BA52HR/CR		Rev 1.0
Date: Friday, February 03, 2012		Sheet	68 of 77




<b>PEGATRON</b>		Title : <b>G-Sensor TSH35TR</b>	
BU1-RD Div.1-HW RD Dept.1		Engineer: <b>Wing_Cheng</b>	
Size <b>A</b>	Project Name		Rev <b>1.0</b>
Date: <b>Friday, February 03, 2012</b>		Sheet	69 of 77

Frank  
20110513 Change N13P GPU.

www.fantopblue.vn

#### GPU BOM Optional Definition

@=> Unmount  
/DGPU => Discrete and Optimus SKU.  
/DGPU0 => Discrete SKU only.  
/OPT => Optimus SKU only.  
/N13P-GS => When N13P-GS is mounted, we need to mount this optional.  
/N13P-GL => When N13P-GL is mounted, we need to mount this optional.  
/N13P-GS\_N13M-GS => When N13P-GS or N13M-GS are mounted, we need to mount this optional.  
/N13P-GS\_N13P-GL => When N13P-GS or N13P-GL are mounted, we need to mount this optional.




PEX=> From NB  
EXP: VGA Card to NB

#### PCIE interface

	N13M-GS	N13P-GS/N13P-GL
8 Lane	V	
16 Lane		V

Type	Version	Pegatron P/N
N13P-GS	ES	020A-00J90PB
N13P-GL	QS	020A-00K60PB
N13M-GS	ES	020A-00J00PB



#### PEX\_PLLVDD

N13P-GL	N13P-GS/N13M-GS
L7001	R7022



10/03 Change C7203 optional from /DGPU to @ (Follow NV FAE recommend) (Mickey)  
 09/27 Change L7201 from 300ohm bead to 220ohm bead (Follow NV design guide) (Mickey)  
 09/27 Change R7202,C7206 optional from /DGPU to /N13P-GS\_N13P-GL (Mickey)  
 09/26 Change R7201 optional from /DGPU to /OPT (Mickey)  
 09/26 Change C7201~7205,L7201 optional from /DGPU to /DGPU (Mickey)

www.laptopblue.vn


N13M-GS	N13P-GL/N13P-GS
NC	RGB Function

RN7201B 2.2KOhm /N13P-GS_N13P-GL	RN7201A 2.2KOhm /N13P-GS_N13P-GL
--	--

09/26 Change RN7201 optional from /DGPU to /N13P-GS\_N13P-GL (Mickey)

09/29 Correct the net name of DDC\_CLK\_VGA, DDC\_DATA\_VGA, DAC\_HSYNC\_VGA and DAC\_VSYNC\_VGA (Mickey)

11/29 Remove net DAC\_HSYNC\_VGA, DAC\_VSYNC\_VGA, DAC\_VR, DAC\_VG, DAC\_VB for VGA\_Vcore power plane improvement (Elmer)



Frank  
 20110613 Follow Vender and spec suggest

10/03 Change C7214 optional from /N13P-GS\_N13P-GL to @ (Follow NV FAE recommend) (Mickey)  
 11/14 Change C7211 from 0805 to 0603 (The height limit for thermal module) (Mickey)

VID\_PLLVDD





N13M-GS	N13P-GL/N13P-GS
NC	VID_PLLVDD (1.05V)

11/16 Change C7212,C7213 from 18pF to 8.2pF (Crystal vendor recommend) (Mickey)

STUFF PDs on XTALSSIN and XTALOUTBUFF WHEN EXT\_SS IS NOT USED

PEGATRON		Title : GPU_RGB/XTAL	
PEGATRON COMPUTER INC		Engineer: Mickey_Yu	
Size B	Project Name	VA70_N13P-GDDR3	Rev 1.0
	P/N		
Date: Friday, February 03, 2012		Sheet 72	of 99






**I2CB\_SCL/SDA**


	N13M-GS	N13P-GS/N13P-GL
RN7415	unmount	mount

09/26 Change RN7413 from 2.2kohm to 100kohm(R7441,R7442) (Follow NV reference schematics) (Mickey)  
10/03 Change R7441,R7442 from 100kohm to 2.2kohm(Follow NV FAE recommend) (Mickey)



11/28 Change R7413 from /DGPU to /N13P-GS (Follow NV FAE recommend) (Mickey)  
11/28 Change R7414 from 20kohm to 10kohm(/N13P-GL) (Follow NV FAE recommend) (Mickey)  
11/28 Change R7415 from 5kohm to 15kohm(/N13P-GS) (Follow NV FAE recommend) (Mickey)








09/29 Change C7518-C7537 from 10uF to 4.7uF (Follow NV design guide) (Mickey)




09/26 Add net name +VDD33\_GPU (Mickey)




VDD33	
N13P-GS	N13P-GL/N13M-GS
3V3MISC	VDD33
isolation circuitry	

09/26 Add C7506,C7508,C7509 (Follow NV reference schematics) (Mickey)  
09/27 Remove C7506,C7508,C7509 (Follow NV design guide) (Mickey)




check with NV==>可先不用Isolation circuitry

Frank  
20110613 Follow Vender and spec suggest  
=> Add C7542, C7543, C7544, C7545 and C7556 mount  
Remove C7540, C7561, C7558, C7549  
Change C7541, C7557 to 10uF



11/21 Add C7563,C7564,C7565 (0.1uF) at +1.5VS\_VGA (EMI Recommend) (Mickey)

CALIBRATION PIN	QDQPS
FB_CALA_PU_VDDQ	40
FB_CALA_PU_GND	40
FB_CALA_TERM_GND	80



09/28 Change R7510 from 60.4ohm to 51.1ohm (Follow NV design guide) (Mickey)





Frank  
20110613 Follow Vender and spec suggest=>Remove R7509 change 42.2 ohm

# VRAM CH A

\*TOP SIDE\*





\*BOT SIDE\*

09/27 Swap VRAM data signal. (Mickey)



\*TOP SIDE\*




























\*BOT SIDE\*



M13X DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
CMD0	CS0#	
CMD1		
CMD2	ODT	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE#	WE#
CMD14	A15	A15
CMD15	CAS#	CAS#
CMD16		CS0#
CMD17		
CMD18		ODT
CMD19		CKE
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS#	RAS#
CMD31		

VRAM Information				VRAM Strap	
VRAM Location : U7601,U7602,U7603,U7604,U7701,U7702,U7703,U7704				VRAM Strap Location : R7487	
Vendor	Configuration	Pegatron P/N	Manufacturer P/N		
Hynix	128Mx16	8315-09ND0PB	H5TG2663BFR-11C	0x6	35K
Hynix	64Mx16	8315-09NF0PB	H5TG1Q63DFR-11C	0x2	15K
Micron	128Mx16	TBD	MT41J128M16JT-107G:K	TBD	TBD
Micron	64Mx16	8315-09SG0PB	MT41J64M16JT-107G:G	TBD	TBD

VRAM CH C



www.laptopblue.vn

\*BOT SIDE\*

99/27 Swap VRAM data signal. (Mickey)

\*TOP SIDE\*

\*BOT SIDE\*

\*TOP SIDE\*



M13X DDR3 Mode D	Data Bits [31:0]	Data Bits [63:32]
CMD0	CS0#	
CMD1		
CMD2	ODT	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE#	WE#
CMD14	A15	A15
CMD15	CAS#	CAS#
CMD16		CS0#
CMD17		
CMD18		ODT
CMD19		CKE
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS#	RAS#
CMD31		






For Common BOM, Remove @  
For UMA SKU  
Remove @ and DSC\_  
For DSC SKU  
Remove @





TRIP V (mV) = TRIP R (k) \* TRIP I (mA)  
 TRIPI current, which is 10uA  
 $V_{OC} = \frac{TRIP V}{(8 / R_{dson}) + (I_{ripple} / 2)}$


Used for testing purpose in production line.  
 Pull down to GND with a resistor of 470 kΩ or less





# DDR & VTT POWER SUPPLY


www.kipropblue.vn





# VCCSA POWER SUPPLY

www.laptopblue.vn





<Variant Name>

PEGATRON			Title : POWER_VCCSA
Engineer: Steven Kuo			
Size	Project Name	Rev	
Custom	VA70	1.0	
Date: Friday, February 03, 2012		Sheet 85	of 94



www.laptopblue.vn





<Variant Name>

PEGATRON			Title : POWER_CHARGER	
			Engineer: Steven Kuo	
Size	Project Name	Rev		
Custom	VA70	1.0		
Date: Friday, February 03, 2012			Sheet 88 of 15	

<Variant Name>

<b>PEGATRON</b>			<b>Title :</b> POWER_N/A			
<b>Engineer:</b>						
Size A	Project Name				Rev 1.1	
Date: Friday, February 03, 2012			Sheet	89	of 99	

BATTERY IN DETECT







## SUSB#\_PWR POWER

www.laptopblue.vn


## DSC#\_PWR POWER(DGPU)





## SUSC#\_PWR POWER




### SUSB#\_PWR POWER Control




### SUSC#\_PWR POWER Control



## USBCHG#\_PWR POWER



### DSC\_VGA\_PWR POWER Control



Title : POWER_LOAD SWITCH	
Engineer: Steven Kuo	
Size	Project Name
Custom	VA70
Date: Friday, February 03, 2012	Sheet 91 of 94

<Variant Name>

**Engineer:** *Steven Kuo*

**VA70**

Sheet 92 of 94

FOR POWER TEST

AC_BAT_SYS	AC_BAT_SYS	37,55,80,81,82,83,87,88
BAT_CON	BAT_CON	63,88
+5VA	+5VA	30,42,61,66,81,91
+3VA	+3VA	20,27,30,48,63,65,81,88
+5VO	+5VO	61,81,91
+3VO	+3VO	55,81,91
+1.8VO	+1.8VO	84
+1.5VO	+1.5VO	83,91
+1.05VO	+1.05VO	82,91
+12VSUS	+12VSUS	22,28,60,81,91
+5VSUS	+5VSUS	22,27,30,60,61,63,65,66,82,83,84,85,91
+3VSUS	+3VSUS	4,22,24,27,28,30,33,65,81,85,92
+12V	+12V	91
+5V	+5V	51,63,91
+3V	+3V	4,24,37,51,63,65,91
+1.5V	+1.5V	5,7,16,51,63,83
+12VS	+12VS	28,39,41,91
+5VS	+5VS	27,30,38,39,41,42,48,49,60,63,66,80,87,91
+3VS	+3VS	4,16,17,20,21,22,23,24,25,26,27,28,30,37,38,39,40,41,47,48,49,53,55,60,63,66,69,91,92
+1.8VS	+1.8VS	7,25,26,63,84
+1.5VS	+1.5VS	26,53,55,63,91
+1.05VS	+1.05VS	26,27,63,80,82,87
+0.75VS	+0.75VS	16,17,63,83
+VCCSA	+VCCSA	7,85
+VCCP	+VCCP	3,4,6,7,25,26,27,37,47,63,82
+12VS_VGA	+12VS_VGA	91
+3VS_VGA	+3VS_VGA	63,70,72,74,75,87,91
+1.5VS_VGA	+1.5VS_VGA	63,71,75,76,77,91
+1.05VS_VGA	+1.05VS_VGA	63,70,71,72,91
+VGA_VCORE	+VGA_VCORE	63,75,87
+VGFX_CORE	+VGFX_CORE	7,63,80
+VCORE	+VCORE	6,63,80

