


# Olympus Block Diagram

PCB P/N :

REVISION : 07242-1



<b>SYSTEM DC/DC</b> <b>ISL6236</b> 38	
<b>INPUTS</b>	<b>OUTPUTS</b>
DCBATOUT	5V_S5 (5A) 3D3V_S5 (5A)
<b>SYSTEM DC/DC</b> <b>TPS51124</b> 40	
<b>INPUTS</b>	<b>OUTPUTS</b>
DCBATOUT	1D05V_M (11A) 1D5V_S3 (10A)
<b>TPS51117</b> 39	
DCBATOUT	1D8V_S3 (2.5A)
<b>TPS51100</b> 39	
1D8V_S3	DDR_VREF_S0 (1.5A) DDR_VREF_S3
<b>APL5308</b> 39	
3D3V_S0	2D5V_S0 (300mA)
<b>CHARGER</b> <b>BQ24750</b> 42	
<b>INPUTS</b>	<b>OUTPUTS</b>
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA
<b>CPU DC/DC</b> <b>ISL6266A</b> 37	
<b>INPUTS</b>	<b>OUTPUTS</b>
DCBATOUT	VCC_CORE_S0 0~1.3V 47A
<b>NB DC/DC</b> <b>ISL6263A</b> 41	
<b>INPUTS</b>	<b>OUTPUTS</b>
DCBATOUT	GFX_CORE
<b>SC411</b> 48	
DCBATOUT	1D5V_S3

BOM

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
1. The Effect of Temperature on the Rate of Reaction of Hydrogen Peroxide with Potassium Iodide	John Doe	2018	Journal of Chemical Education	95	1234
2. Kinetic Study of the Reaction Between Sulfur Dioxide and Hydrogen Sulfide	Jane Smith	2017	Journal of Physical Chemistry	121	5678
3. The Influence of pH on the Stability of Aqueous Solutions of Various Salts	Michael Brown	2019	Journal of Analytical Chemistry	88	9012
4. Thermodynamic Properties of Organic Compounds: A Review	Sarah White	2016	Journal of Thermodynamics	110	3456
5. Spectroscopic Analysis of Organic Molecules in Solution	David Green	2020	Journal of Spectroscopy	75	7890
6. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Emily Black	2015	Journal of Organic Chemistry	100	2345
7. Kinetic Modeling of the Reaction Between Nitrogen Dioxide and Carbon Monoxide	Robert Grey	2018	Journal of Chemical Kinetics	60	6789
8. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	Laura Pink	2017	Journal of Physical Chemistry	121	1012
9. Thermodynamic Stability of Organic Compounds: A Computational Study	James Blue	2019	Journal of Computational Chemistry	40	3456
10. Spectroscopic Analysis of Organic Compounds: A Review	Alice Yellow	2016	Journal of Spectroscopy	75	7890
11. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Benjamin Purple	2015	Journal of Organic Chemistry	100	2345
12. Kinetic Modeling of the Reaction Between Nitrogen Dioxide and Carbon Monoxide	Olivia Brown	2018	Journal of Chemical Kinetics	60	6789
13. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	William Green	2017	Journal of Physical Chemistry	121	1012
14. Thermodynamic Stability of Organic Compounds: A Computational Study	Grace White	2019	Journal of Computational Chemistry	40	3456
15. Spectroscopic Analysis of Organic Compounds: A Review	Henry Black	2016	Journal of Spectroscopy	75	7890
16. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Ivy Grey	2015	Journal of Organic Chemistry	100	2345
17. Kinetic Modeling of the Reaction Between Nitrogen Dioxide and Carbon Monoxide	Jack Pink	2018	Journal of Chemical Kinetics	60	6789
18. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	Karen Blue	2017	Journal of Physical Chemistry	121	1012
19. Thermodynamic Stability of Organic Compounds: A Computational Study	Leo Yellow	2019	Journal of Computational Chemistry	40	3456
20. Spectroscopic Analysis of Organic Compounds: A Review	Mia Purple	2016	Journal of Spectroscopy	75	7890
21. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Noah Brown	2015	Journal of Organic Chemistry	100	2345
22. Kinetic Modeling of the Reaction Between Nitrogen Dioxide and Carbon Monoxide	Olivia Green	2018	Journal of Chemical Kinetics	60	6789
23. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	Peter White	2017	Journal of Physical Chemistry	121	1012
24. Thermodynamic Stability of Organic Compounds: A Computational Study	Quinn Black	2019	Journal of Computational Chemistry	40	3456
25. Spectroscopic Analysis of Organic Compounds: A Review	Rachel Grey	2016	Journal of Spectroscopy	75	7890
26. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Samuel Pink	2015	Journal of Organic Chemistry	100	2345
27. Kinetic Modeling of the Reaction Between Nitrogen Dioxide and Carbon Monoxide	Tina Blue	2018	Journal of Chemical Kinetics	60	6789
28. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	Umar Yellow	2017	Journal of Physical Chemistry	121	1012
29. Thermodynamic Stability of Organic Compounds: A Computational Study	Victor Purple	2019	Journal of Computational Chemistry	40	3456
30. Spectroscopic Analysis of Organic Compounds: A Review	Wendy Brown	2016	Journal of Spectroscopy	75	7890
31. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Xavier Green	2015	Journal of Organic Chemistry	100	2345
32. Kinetic Modeling of the Reaction Between Nitrogen Dioxide and Carbon Monoxide	Yara White	2018	Journal of Chemical Kinetics	60	6789
33. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	Zoe Black	2017	Journal of Physical Chemistry	121	1012
34. Thermodynamic Stability of Organic Compounds: A Computational Study	Adam Grey	2019	Journal of Computational Chemistry	40	3456
35. Spectroscopic Analysis of Organic Compounds: A Review	Bella Pink	2016	Journal of Spectroscopy	75	7890
36. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Charlie Blue	2015	Journal of Organic Chemistry	100	2345
37. Kinetic Modeling of the Reaction Between Nitrogen Dioxide and Carbon Monoxide	Diana Yellow	2018	Journal of Chemical Kinetics	60	6789
38. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	Ethan Purple	2017	Journal of Physical Chemistry	121	1012
39. Thermodynamic Stability of Organic Compounds: A Computational Study	Fiona Brown	2019	Journal of Computational Chemistry	40	3456
40. Spectroscopic Analysis of Organic Compounds: A Review	Gavin Green	2016	Journal of Spectroscopy	75	7890
41. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Hannah White	2015	Journal of Organic Chemistry	100	2345
42. Kinetic Modeling of the Reaction Between Nitrogen Dioxide and Carbon Monoxide	Ian Black	2018	Journal of Chemical Kinetics	60	6789
43. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	Jessica Grey	2017	Journal of Physical Chemistry	121	1012
44. Thermodynamic Stability of Organic Compounds: A Computational Study	Kyle Pink	2019	Journal of Computational Chemistry	40	3456
45. Spectroscopic Analysis of Organic Compounds: A Review	Liam Blue	2016	Journal of Spectroscopy	75	7890
46. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Mia Yellow	2015	Journal of Organic Chemistry	100	2345
47. Kinetic Modeling of the Reaction Between Nitrogen Dioxide and Carbon Monoxide	Nathan Purple	2018	Journal of Chemical Kinetics	60	6789
48. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	Olivia Brown	2017	Journal of Physical Chemistry	121	1012
49. Thermodynamic Stability of Organic Compounds: A Computational Study	Peter Green	2019	Journal of Computational Chemistry	40	3456
50. Spectroscopic Analysis of Organic Compounds: A Review	Quinn White	2016	Journal of Spectroscopy	75	7890
51. The Role of Catalysts in Organic Synthesis: A Comprehensive Study	Rachel Black	2015	Journal of Organic Chemistry	100	2345
52. Kinetic Modeling of the Reaction Between Nitrogen Dioxide and Carbon Monoxide	Samuel Grey	2018	Journal of Chemical Kinetics	60	6789
53. The Effect of Solvent Polarity on the Rate of Reaction of Organic Compounds	Tina Pink	2017	Journal of Physical Chemistry	121	

### BLOCK DIAGRAM

Size

Document Number

**LT32P**

Rev

Date: Wednesday, June 18, 2008

Sheet 1 of 53

Sheet 1 of 33

## ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIE config bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

## ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLEPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0] [P, N]	PULL-DOWN 15K

## Cantiga chipset and ICH9M I/O controller Hub strapping configuration


Montevina Platform Design guide 22339 0.5  
page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALL2 mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]: (3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]: (3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/HDMDI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIE disabled

### NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
- Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

## SMBus



## PCI Routing

page 17



PCI	IDSEL	INT	REQ	GNT
TI7412	AD22	G:CARBUS B:1394 F:Flash Media G:SD Host	0	0

## PCIE Routing

LANE2	MiniCard WLAN
LANE3	NewCard WLAN

## USB Table

USB	
Pair	Device
0	Combo (ESATA/USB)
1	NC
2	USB2
3	USB4
4	USB3
5	BLUETOOTH
6	WEBCAM
7	FT
8	MINICARD
9	NEW1




BOM










(\*1) TCK SIGNAL IS BRANCHED AT CPU's PIN

(\*2) CPURST# SIGNAL IS BRANCHED AT GMCH's PIN

Ref Des	For ITP-XDP
J1	NO_ASM-->ASM
C157	NO_ASM-->ASM
R140	NO_ASM-->1K 5% ASM
R144	ASM (No Change)
R136	ASM-->NO_ASM
R145	ASM (No Change)
R141	ASM-->54.9 1% ASM
R143	ASM-->54.9 1% ASM




CPU

DX PORT2

VGA

BOM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Thermal/Fan Controller G792</b>			
Size C	Document Number	<b>Olympus</b>	Rev -1
Date: Wednesday, July 09, 2008		Sheet 7 of	53



Route H\_XSWING & H\_YSWING  
10 mil wide / 20 mil spacing

Route H\_XRCOMP &  
H\_YRCOMP 10 mil wide /  
20 mil spacing

BOM

<b>緯創資通</b> <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> <b>Cantiga(1/7):HOST I/F</b>	
<b>Size</b> A3	<b>Document Number</b> <b>Olympus</b>
<b>Date:</b> Wednesday, June 18, 2008	<b>Sheet</b> 8 <b>of</b> 53



15 M\_A\_DQ[63:0] <<>

M\_A\_DQ0 AJ38 SA\_DQ\_0  
M\_A\_DQ1 AH41 SA\_DQ\_1  
M\_A\_DQ2 AN38 SA\_DQ\_2  
M\_A\_DQ3 AM38 SA\_DQ\_3  
M\_A\_DQ4 AJ38 SA\_DQ\_4  
M\_A\_DQ5 AH40 SA\_DQ\_5  
M\_A\_DQ6 AM44 SA\_DQ\_6  
M\_A\_DQ7 AM42 SA\_DQ\_7  
M\_A\_DQ8 AN43 SA\_DQ\_8  
M\_A\_DQ9 AN44 SA\_DQ\_9  
M\_A\_DQ10 AU40 SA\_DQ\_10  
M\_A\_DQ11 AT38 SA\_DQ\_11  
M\_A\_DQ12 AN11 SA\_DQ\_12  
M\_A\_DQ13 AN39 SA\_DQ\_13  
M\_A\_DQ14 AU44 SA\_DQ\_14  
M\_A\_DQ15 AU42 SA\_DQ\_15  
M\_A\_DQ16 AV39 SA\_DQ\_16  
M\_A\_DQ17 AY44 SA\_DQ\_17  
M\_A\_DQ18 BA40 SA\_DQ\_18  
M\_A\_DQ19 BD43 SA\_DQ\_19  
M\_A\_DQ20 AH41 SA\_DQ\_20  
M\_A\_DQ21 AY43 SA\_DQ\_21  
M\_A\_DQ22 BB41 SA\_DQ\_22  
M\_A\_DQ23 BC40 SA\_DQ\_23  
M\_A\_DQ24 AY37 SA\_DQ\_24  
M\_A\_DQ25 BD38 SA\_DQ\_25  
M\_A\_DQ26 AY27 SA\_DQ\_26  
M\_A\_DQ27 AT36 SA\_DQ\_27  
M\_A\_DQ28 AY38 SA\_DQ\_28  
M\_A\_DQ29 BB38 SA\_DQ\_29  
M\_A\_DQ30 AV36 SA\_DQ\_30  
M\_A\_DQ31 AW36 SA\_DQ\_31  
M\_A\_DQ32 BD13 SA\_DQ\_32  
M\_A\_DQ33 AU11 SA\_DQ\_33  
M\_A\_DQ34 BC11 SA\_DQ\_34  
M\_A\_DQ35 BA12 SA\_DQ\_35  
M\_A\_DQ36 AU13 SA\_DQ\_36  
M\_A\_DQ37 AV12 SA\_DQ\_37  
M\_A\_DQ38 BD12 SA\_DQ\_38  
M\_A\_DQ39 BC12 SA\_DQ\_39  
M\_A\_DQ40 BB9 SA\_DQ\_40  
M\_A\_DQ41 BA9 SA\_DQ\_41  
M\_A\_DQ42 AU10 SA\_DQ\_42  
M\_A\_DQ43 AV9 SA\_DQ\_43  
M\_A\_DQ44 BA11 SA\_DQ\_44  
M\_A\_DQ45 BD9 SA\_DQ\_45  
M\_A\_DQ46 AV8 SA\_DQ\_46  
M\_A\_DQ47 BA6 SA\_DQ\_47  
M\_A\_DQ48 AV5 SA\_DQ\_48  
M\_A\_DQ49 AV7 SA\_DQ\_49  
M\_A\_DQ50 AT9 SA\_DQ\_50  
M\_A\_DQ51 AN6 SA\_DQ\_51  
M\_A\_DQ52 AU5 SA\_DQ\_52  
M\_A\_DQ53 AU6 SA\_DQ\_53  
M\_A\_DQ54 AT5 SA\_DQ\_54  
M\_A\_DQ55 AN10 SA\_DQ\_55  
M\_A\_DQ56 AM11 SA\_DQ\_56  
M\_A\_DQ57 AN6 SA\_DQ\_57  
M\_A\_DQ58 AN9 SA\_DQ\_58  
M\_A\_DQ59 AU8 SA\_DQ\_59  
M\_A\_DQ60 AN12 SA\_DQ\_60  
M\_A\_DQ61 AM13 SA\_DQ\_61  
M\_A\_DQ62 AU11 SA\_DQ\_62  
M\_A\_DQ63 AJ12 SA\_DQ\_63

DDR SYSTEM MEMORY A

CANTIGA-GM-GP-U-NF

4 OF 10  
SA\_BS\_0  
SA\_BS\_1  
SA\_BS\_2  
SA\_BS\_3  
SA\_BS\_4  
SA\_BS\_5  
SA\_BS\_6  
SA\_BS\_7  
SA\_BS\_8  
SA\_BS\_9  
SA\_BS\_10  
SA\_BS\_11  
SA\_BS\_12  
SA\_BS\_13  
SA\_BS\_14  
SA\_BS\_15  
SA\_BS\_16  
SA\_BS\_17  
SA\_BS\_18  
SA\_BS\_19  
SA\_BS\_20  
SA\_BS\_21  
SA\_BS\_22  
SA\_BS\_23  
SA\_BS\_24  
SA\_BS\_25  
SA\_BS\_26  
SA\_BS\_27  
SA\_BS\_28  
SA\_BS\_29  
SA\_BS\_30  
SA\_BS\_31  
SA\_BS\_32  
SA\_BS\_33  
SA\_BS\_34  
SA\_BS\_35  
SA\_BS\_36  
SA\_BS\_37  
SA\_BS\_38  
SA\_BS\_39  
SA\_BS\_40  
SA\_BS\_41  
SA\_BS\_42  
SA\_BS\_43  
SA\_BS\_44  
SA\_BS\_45  
SA\_BS\_46  
SA\_BS\_47  
SA\_BS\_48  
SA\_BS\_49  
SA\_BS\_50  
SA\_BS\_51  
SA\_BS\_52  
SA\_BS\_53  
SA\_BS\_54  
SA\_BS\_55  
SA\_BS\_56  
SA\_BS\_57  
SA\_BS\_58  
SA\_BS\_59  
SA\_BS\_60  
SA\_BS\_61  
SA\_BS\_62  
SA\_BS\_63

M\_A\_DM[7:0] 15

M\_A\_DQS[7:0] 15

M\_A\_DQS[7:0] 15

M\_A\_A[14:0] 15



16 M\_B\_DQ[63:0] <<>  
M\_B\_DQ0 AK47 SB\_DQ\_0  
M\_B\_DQ1 AH46 SB\_DQ\_1  
M\_B\_DQ2 AP47 SB\_DQ\_2  
M\_B\_DQ3 AP46 SB\_DQ\_3  
M\_B\_DQ4 AJ46 SB\_DQ\_4  
M\_B\_DQ5 AJ48 SB\_DQ\_5  
M\_B\_DQ6 AM49 SB\_DQ\_6  
M\_B\_DQ7 AP48 SB\_DQ\_7  
M\_B\_DQ8 AU47 SB\_DQ\_8  
M\_B\_DQ9 AU48 SB\_DQ\_9  
M\_B\_DQ10 BA48 SB\_DQ\_10  
M\_B\_DQ11 AY48 SB\_DQ\_11  
M\_B\_DQ12 AT47 SB\_DQ\_12  
M\_B\_DQ13 AB47 SB\_DQ\_13  
M\_B\_DQ14 BA47 SB\_DQ\_14  
M\_B\_DQ15 BC47 SB\_DQ\_15  
M\_B\_DQ16 BC46 SB\_DQ\_16  
M\_B\_DQ17 BC44 SB\_DQ\_17  
M\_B\_DQ18 BC43 SB\_DQ\_18  
M\_B\_DQ19 BF43 SB\_DQ\_19  
M\_B\_DQ20 BF45 SB\_DQ\_20  
M\_B\_DQ21 BF40 SB\_DQ\_21  
M\_B\_DQ22 BF41 SB\_DQ\_22  
M\_B\_DQ23 BG38 SB\_DQ\_23  
M\_B\_DQ24 BG38 SB\_DQ\_24  
M\_B\_DQ25 BF38 SB\_DQ\_25  
M\_B\_DQ26 BF35 SB\_DQ\_26  
M\_B\_DQ27 BG35 SB\_DQ\_27  
M\_B\_DQ28 BH40 SB\_DQ\_28  
M\_B\_DQ29 BG34 SB\_DQ\_29  
M\_B\_DQ30 BG34 SB\_DQ\_30  
M\_B\_DQ31 BH34 SB\_DQ\_31  
M\_B\_DQ32 BH14 SB\_DQ\_32  
M\_B\_DQ33 BG12 SB\_DQ\_33  
M\_B\_DQ34 BH11 SB\_DQ\_34  
M\_B\_DQ35 BQ8 SB\_DQ\_35  
M\_B\_DQ36 BH12 SB\_DQ\_36  
M\_B\_DQ37 BF11 SB\_DQ\_37  
M\_B\_DQ38 BF9 SB\_DQ\_38  
M\_B\_DQ39 BG7 SB\_DQ\_39  
M\_B\_DQ40 BC5 SB\_DQ\_40  
M\_B\_DQ41 BC6 SB\_DQ\_41  
M\_B\_DQ42 AY3 SB\_DQ\_42  
M\_B\_DQ43 AY1 SB\_DQ\_43  
M\_B\_DQ44 BF6 SB\_DQ\_44  
M\_B\_DQ45 BF5 SB\_DQ\_45  
M\_B\_DQ46 BA1 SB\_DQ\_46  
M\_B\_DQ47 BD3 SB\_DQ\_47  
M\_B\_DQ48 AV2 SB\_DQ\_48  
M\_B\_DQ49 AU3 SB\_DQ\_49  
M\_B\_DQ50 AR3 SB\_DQ\_50  
M\_B\_DQ51 AN2 SB\_DQ\_51  
M\_B\_DQ52 AY2 SB\_DQ\_52  
M\_B\_DQ53 AV1 SB\_DQ\_53  
M\_B\_DQ54 AP3 SB\_DQ\_54  
M\_B\_DQ55 AR1 SB\_DQ\_55  
M\_B\_DQ56 AL2 SB\_DQ\_56  
M\_B\_DQ57 AU1 SB\_DQ\_57  
M\_B\_DQ58 AH1 SB\_DQ\_58  
M\_B\_DQ59 AM2 SB\_DQ\_59  
M\_B\_DQ60 AM3 SB\_DQ\_60  
M\_B\_DQ61 AH3 SB\_DQ\_61  
M\_B\_DQ62 AJ3 SB\_DQ\_62  
M\_B\_DQ63 AJ3 SB\_DQ\_63

5 OF 10

DDR SYSTEM MEMORY B

CANTIGA-GM-GP-U-NF

DC16 M\_B\_BS0 <<> M\_B\_BS0 16  
BB17 M\_B\_BS1 <<> M\_B\_BS1 16  
BB33 M\_B\_BS2 <<> M\_B\_BS2 16

M\_B\_RAS 16  
M\_B\_CAS 16  
M\_B\_WE 16

M\_B\_DM[7:0] 16

M\_B\_DQS[7:0] 16

M\_B\_DQS[7:0] 16

M\_B\_A[14:0] 16




BOM

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.		
Cantiga(27):DDR3		
Size C	Document Number	Rev -1
Date: Wednesday, June 18, 2008	Sheet 9	of 53

ME DEBUG PORT PIN OUT TABLE

RESERVED#AL34	ME_JTAG_TCK
RESERVED#AK34	ME_JTAG_TDI
RESERVED#AN35	ME_JTAG_TDO
RESERVED#AM35	ME_JTAG_TMS

CFG5 : DMIx2  
 CFG6 : ITPM  
 CFG7 : ME Crypto  
 CFG9: PCIE STD& REV  
 CFG16 : FSB Dynamic ODT  
 CFG19 : DMI Lane reversal  
 CFG20 : DP concurrent  
 CFG[17:3]:internal pullup  
 CFG[20:18]:internal pulldown



BOM



緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
 Taipei Hsien 221, Taiwan, R.O.C.

Rev C Document Number  
 Cantiga(3/7):DMI/PM/CFG/GF  
 Olympus  
 Date: Friday, July 04, 2008 Sheet 10 of 53









BOM


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**Cantiga(8/7):GND**

Size A3 Document Number  
**Olympus**


Date: Wednesday, June 18, 2008 Sheet 14 of 53

Rev -1




62.10017.F91  
H= 9.2

BOM







BOM




[illegible]


-sc modify  
 C1024  
 SCD1U6V2V2GP  
 CAMERA1  
 1 2 3 4 5 6 7 8  
 USB\_PN0\_CCD\_26\_53  
 USB\_PPN\_CCD\_26\_53  
 AUD\_DMIC\_CLK\_G\_R  
 AUD\_DMIC\_IN0\_R  
 AUD\_DMIC\_IN0\_R  
 AUD\_DMIC\_IN0\_R  
 MLX-CON6-14-GP-U  
 20.F0711.006  
 MAIN SOURCE:20.F0711.006  
 SECOND SOURCE:20.F0693.006  
 CDD\_PWR  
 L => UMA  
 H => ATI  
 18,25,26,38 DISCRETE\_ENABLE  
 CH52-15-30PT-GP-U  
 S3R2J-2GP  
 R30  
 R32  
 S3R2J-2GP  
 53 AUD\_DMIC\_CLK\_G\_R  
 53 AUD\_DMIC\_IN0\_R

[illegible]

 <b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b>LCD CONN &amp; CAMERA &amp; DIG-MIC</b>			
Size	Document Number		Rev
			-1
Date:	Wednesday, July 09, 2008	Sheet 17 of	53



Layout Note:  
Place these resistors  
close to the CRT-out  
connector




**Layout Note:**  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.



### Hsync & Vsync level shift

L ==> B0 -UMA  
H ==> B1 -ATI

### Hsync & Vsync level shift



## CRT I/F & CONNECTOR




L ==> B0 -UMA  
H ==> B1 -ATI

11 DDCDATA\_ID1 <<<  
21 ATI\_DDC\_DATA <<<

L ==> B0 -UMA  
H ==> B1 -ATI



17,25,26,38 DISCRETE\_ENABLE >>>

### DDC\_CLK & DATA level shift



LAB1 GDDR3 16MX32 MEMORY  
LAB2 GDDR3 32MX32 MEMORY

72.41032.B0U SAMSUNG  
72.18512.I0U QIMONDA




This A9 PIN Mirror Function

DDR3 MEMORY CONTROL SIGNAL PULLUP RESISTOR VALUES  
MAY CHANGE BETWEEN M625, M645, M715 AND M725.  
SEE DATA BOOK FOR LATEST INFORMATION


BOM

Title		ATI M82-S VRAM(1,2)	
Size A3	Document Number	Olympus	Rev -1
Date: Wednesday, July 09, 2008	Sheet 19	of	53

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.








U53C 3 OF 6  
 Part 3 of 6

# MEMORY INTERFACE




Write Strobe  
 Read Strobe

FOR DUAL RANK CONNECTIONS  
 USE THE CSx B\_1 CHIP SELECT PINS

PLACE MVREF DIVIDERS  
 AND CAPS CLOSE TO ASIC

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



BOM

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ATI M82-S(3/6):Memory Interface

Size A3


Document Number

Olympus

Date: Wednesday, July 09, 2008




Sheet 22 of 53

Rev -1














**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.






MAIN SOURCE:72.25X16.001  
SECOND SOURCE:72.25165.001

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
A16 swap override strap		
low = A16 swap override enable		
high = default		
PCI_GNT#3		
PCI_GNT#0	1	1KR2J-1-GP
ICH SPI CS#1	1	1KR2J-1-GP
PCI_GNT#3	1	1KR2J-1-GP


Close to ICH9M


LAN  
MINI I/O II  
MINI I/O I  
NEW COARD



Date: Wednesday, July 09, 2008 Sheet 27 of 53












**Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance**

## SMBUS



		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		<b>ICH9-M (4 of 4)</b>	
Size	Document Number	Rev	
		-1	
<b>Olympus</b>			
Date:	Wednesday, June 18, 2008	Sheet	30 of 53

## SATA HD Connector















- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



10/100M Lan Transformer

-sc change by bom use NS681685  
-1 change by bom use NS681601

BOM

**緯創資通**

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LAN connector/NEW CARD/SIM**

Size A3	Document Number	Rev -1
Date: Wednesday, July 09, 2008		Sheet 36 of 53

CLOSE TO  
TRANSFORMER



**Layout Comment :**

(1) Place C148, C149, Q18, R116, R121, C126, C130, R107, R106 close to U18.

(2) Avoid routing under DCDC switching area.

	ADXL322 LIS244AL	No Accel
R545	NO_ASM	ASM
R547	ASM	ASM
All other	ASM	NO_ASM

**BOM**

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes
Title	Author	Date	Location	

## G-SENSOR

Size  
A3

	Document Number
--	-----------------


**Olympus**

Rev
-1

Date: Wednesday, June 18, 2008

Sheet

Sheet 37 of 53



CONFIG_ID	PIN	0	1
001	GPIO72	LT32M (DDR2)	LT32P (DDR3)
002	GPIO71	UMA	DIS
003	GPIO70		OLYmpus

PID\_LAB1 = 000b ; Lab1  
 PID\_LAB2 = 001b ; Lab2  
 PID\_ENG = 010b ; ENG  
 PID\_PD = 011b ; PD


**BOM**

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

**File** **KBC WPC8765L**


**Size** **Document Number** **Rev**  
**C** **LT32M** **-1**

**Date:** Wednesday, July 09, 2008 **Sheet** 38 **of** 53




SB


## BT CONNECTOR




## CIR



## MDC 1.5 CONN



## WIRELESS SWITCH



BOM


<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Module Blue Tooth/Modem/CIR</b>			
Size	Document Number		Rev
			-1
<b>Olympus</b>			
Date:	Wednesday, July 09, 2008	Sheet	39 of 53

# Mini PCI-E Connector

Only port-1 support USB


For Robson

## Port-1 High




MAIN SOURCE:20.F0832.052

SECOND SOURCE:20.F1107.052



# Mini PCI-E Connector


## Port-2 low



62.10043.411

MAIN SOURCE:62.10043.411

SECOND SOURCE:20.F1084.052



BOM

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taichung Hsien 221, Taiwan, R.O.C.




File MINI CARD CONN .  
Size Document Number Rev  
C Olympus -1  
Date: Wednesday, July 09, 2008 Sheet 40 of 53



# NEWCARD Connector

Place them Near to Chip

Place them Near to Connector




BOM

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> Module NewCard	
<b>Size</b>	<b>Document Number</b>
<b>Date:</b> Wednesday, July 09, 2008	
<b>Sheet</b> 41 <b>of</b> 53	
<b>Rev</b> -1	



# USB \* 2 PORT

## Low -End USB BOARD

1394




USB\*2 + 1394






BOM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
Size		Document Number	
Date: Wednesday, July 09, 2008		Sheet 42 of 53	
USB I/O & 1394 CNN		Rev	
Olympus		-1	













Rev	
-----	--













## Run Power




## For Hybird

## For Hybird



























BOM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>PTH FOR SCREW HOLES</b>			
Size	Document Number		Rev
Custom	<b>Olympus</b>		<b>-1</b>
Date:	Wednesday, July 09, 2008	Sheet 52 of 53	




# LCD


(1) PANEL\_3V\_ON




(2) BRIGHTNESS PWM




(3) BACKLIGHT\_ON



(4) EDID DATA/CLK



(5) LVDS signal




All the switch control by SB\_GPIO52  
and define

L => -UMA channel


H => -ATI channel

# CRT


(1) DDC DATA/CLK



(2) RGB signal



(2) Hsync & Vsync



BOM

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>TTEST_PAD</b>	
Size A	Document Number		Rev -1
Date: Wednesday, June 18, 2008		Sheet 54	of 53