



01






HDT+ Connector for Debug only




VID Override Circuit

Note:
To override VID, Remove Rd, Re, Rf, install Rc
set VID via SVC & SVD option RES.






BOOT VOLTAGE			
SVC	SVD	VFIX_+VDD =VCC/GND	VFIX_+VDD =OPEN
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.0
1	1	0.8	0.8




Rev
14


PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V





Quanta Computer Inc.

Size Custom	Document Number Llano POWER/GND	Rev 1A
Date: Thursday, September 20, 2012 Sheet 5 of 42		










STRAPS PINS



OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.




REQUIRED STRAPS

	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM DEFAULT	S5 PLUS MODE ENABLED
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE DISABLED DEFAULT


DEBUG STRAPS


FCH has 15K Internal Pull Up for PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


FCH_PWRGD








Address=0xA8




	PROJECT : VOLKS_Coma1 14" Quanta Computer Inc.		
	Size Custom	Document Number RTD2132S	Rev 1A
Date: Thursday, September 20, 2012 Sheet 11 of 42			




Place these Caps near So-Dimm0.





For EMI RESERVE



Reserved for AMD suggest









For Mars NC pin :
N38, M37, M35, L36, L38, K37, K35, J36, J38
H37, H35, G36, G38, F37, F35, E37



FOR Mars NC pin :
N33, N32, N30, N29, L33, L32, L30, L29, K33, K32
J33, J32, K30, K29, H33, H32



	Chelsea/MARS	Thames
Ra	1.69K	n/a
Rb	n/a	1.27K
Rc	1K	2K



For Mars only : AR: 100003/AR: 100001 All **www.laptopblue.vn** For Mars only : AR: 100003/AR: 100001 All

[illegible][illegible]


Memory ID

R329 *10K/F 4 ID0


R327 *10K/F 4 ID1

R328 *10K/F 4 ID2


R330 *10K/F 4 ID3



```
[36] DGPU_PROD
TP72 ●
```





For Mars:NC pin
AL30, AM30, AL29, AM29, AN21, AM21



C (rF)	Bits(5,4)	R _{pu} (ohm)	R _{pd} (ohm)	Bits(3,2,1)
680	00	NC	4750	000
82	01	8450	2000	001
10	10	4530	2000	010
NC	11	6980	4990	011
		4530	4990	100
		3240	5620	101
		3400	10000	110
		4750	NC	111

Pin/Bit	Name	Description	Default	Legacy
PS_0[3:1]	romidcfg[2:0]	Memory aperture size or ROM type select: If bios_rom_en = 0, romidcfg[2:0] define memory aperture size If bios_rom_en = 1, romidcfg[2:0] define ROM type	xxx	gpio_13 gpio_12 gpio_11
PS_0[4]	n/a	Reserved	1	genk_vsync
PS_1[1]	bif_gen2_en_a	PCIe Gen3 capability: 1=Gen3 supported, 0=Gen3 not supported	x	gpio_2
PS_1[2]	bif_ck_pm_en	PCIe CK PM capability: 1 = CLKREQ# supported	x	gpio_8
PS_1[3]	n/a	Reserved		genk_ck
PS_1[4]	tx_pwrs_enb	PCIe Tx power savings: 0=50% swing, 1=full swing	x	gpio_0
PS_1[5]	tx_deemph_en	PCIe Tx de-emphasis: 1=Tx de-emphasis enabled	x	gpio_1
PS_2[1]	n/a	Reserved		n/a
PS_2[2]	n/a	Reserved		n/a
PS_2[3]	bios_rom_en	Enable external BIOS ROM: 1=External ROM connected	x	gpio_22
PS_2[4]	vga_disa	VGA disable: 1=Disable this GPU as the system's VGA controller	0	gpio_9
PS_2[5]	n/a	Reserved		n/a
PS_3[1]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[2]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[3]	MEM Vendor ID	MEM Vendor ID	0	n/a
PS_3[4] PS_3[5] PS_0[5]	aud_port_cp[2] aud_port_cp[1] aud_port_cp[0]	3-bit field indicating number of audio-capable display outputs	xxx	n/a



PS0	=>	11001
PS1	=>	00001
PS2	=>	00000
PS3	=>	11000




Size Custom	Document Number Mars_Main & GND	Rev 1A
Date: Thursday, September 20, 2012 Sheet 15 of 42		

For Mars only : AG22 NC

For Mars/ Chelsea
Change La, Lb
Read to 0 ohm
For Thems: La,Lb:
CX8PG471000/BLM18PG471SN1D/1A_6




[14,18,19,37] +1.0V_VGA
[15,18,19,38] +1.8V_VGA



Po Mars only: AF35, AG36: NC pin
Po Mars only: AN36, AP37: NC pin

CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS. NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512kbit M25P06 (SD) 101 - 1Mbit M25P10A (SD) 101 - 1Mbit M25P10A (ST) 101 - 4Mbit M25P30 (ST) 101 - 8Mbit M25P80 (ST) 101 - 512kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX




Mars : stuff Ra=> disable MLPS
Chelsea : stuff Rb=> enable MLPS

Memory Aperture size:

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.


Power Up/Down Sequence



PROJECT : VOLKS_Comal 14"
Quanta Computer Inc.

Size Custom Document Number
Mars_LVDS / STRAP
Date: Thursday, September 20, 2012 Sheet 17 of 42


Rev 1A



Notel. 1. No BACO Support :BIF_VDDC shorts with VDDC (Install Ra)

2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF_VDDC Rail if BACO is Supported (Uninstall Ra)

PX_EN = 0, for Normal Operation
 PX_EN = 1, for BACO MODE



PROJECT : VOLKS_Comal 14"
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Mars_Power & BACO	1A
Date: Thursday, September 20, 2012		Sheet 18 of 42

For Mars NC

For Mars NC

CALIBRATION

For Mars :Ra ,Rb : no stuff

For Thems/ Chelsea :
Ra , Rb : stuff 150R

[14,16,18,37] +1.0V_VGA
[15,16,18,38] +1.8V_VGA

+1.0V_VGA
+1.8V_VGA





PROJECT : VOLKS_Coma1 14"
Quanta Computer Inc.


Size Custom	Document Number Mars_DP Powers
----------------	--


Rev
1A

Date: Thursday, September 20, 2012 Sheet 19 of 42










For EMI 0 ~ 22 ohm






PV2 change to non-stuff for Green Clock solution



Green Clk

[27] LAN_XTAL25_IN R336 510/F_4 XTAL2
PV2 change to stuff for Green Clock solution



Change to 0603 size for EMI request



GND VIA x 9 Pcs





if ISOLATEB pin pull-low, the LAN chip will not drive it's PCI-E outputs (excluding PCIE_WAKE# pin)





CARD READER

SD / MMC


www.laptopblue.vn

EMI Solution
Please help to close to connector


Close to chip pin




Stitching
Cap(each 1"
place one
cap)

EMI / ESD




80 PORT







USB 2.0/3.0 Combo




USB 3.0



USB 3.0




Accelerometer Sensor




Power Button Connector


Pin1 : +3VPCU(LIDSWITCH PWR)
Pin2 : POWER LED
Pin3 : LIDSWITCH
Pin4 : GND
Pin5 : GND
Pin6 : POWERON#




CPU FAN





LED Status




14 "TP LED







SATA HDD Connector(Cable type)





Mini PCI-E Card 2- Full size mSATA





+VIN Cap



ITE pin 100 , 104 , 106 default
can not pull up to +3VPCU it
will cause chip into test mode




Change to RB500 as Current loss



Vender	Size	P/N
PME	4M	AKE39ZN0500
GGD	4M	AKE39GN0Q00
AMC	4M	AKE39F-0800
Socket		DFHS08FS023


4M SPI EC ROM




```

For GPU thermal
for Battery
charge/discharge
261 for CPU thermal
528


```




128K byte SPI EC ROM



PWR LED



Adapter select








Platform model	GPIO42	adapte
SG/DIS	High	90W
UMA	Low	65W




PROJECT : VOLKS_Comal 14"
Quanta Computer Inc.

Size Custom	Document Number EC (KB3926)/ROM	Rev 1
Date: Thursday, September 20, 2012	Sheet 29 of 42	


LVDS Conn.



HDMI Conn.




Close to HDMI connector





Close to Q24


HDMI HPD SENSE



2KV ESD protection



for EMI request



+5V +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A

+3.3 Volt +/- 5%
Countinue current:4A
Peak current:6A
OCP minimum:7.5A


Current Limit setting
 $VILIMx = (RILIMx \times 10\mu A) / 10 = IILIMx \times RDS(ON)$
 $RILIMx = (IILIMx \times RDS(ON)) \times 10 / 10\mu A$



TONSEL= VREG5
 Vout1=400kHz/Vout2=500kHz


Rds(on) 14m ohm

Rds(on) 14m ohm



[28,30,31,33,34,35,36,37,38,40,41] +VIN
 [6,8,9,10,25,26,27,29,34,36,37,41] +3VSS
 [23,25,26,33,34,35,36,38,39,40,41] +5VSS
 [4,7,25,26,27,28,29,30,31] +3VPCU











VDDCI_GPI01	VDDCI_GPI00	+VDDCI
X	0	1.0V
X	1	0.9V
X	X	X
X	X	X

