

PAGE	Content	PAGE	
	W6F PAGE REF.		
1	Block Diagram	58	POWER - FLOW CHART
2	Page Reference	59	POWER - SIGNAL
3	YONAH CPU (1)	60	REVISION HISTORY
4	YONAH CPU (2)		
5	DEBUG PORT		
6	CLOCK GENERATOR		
7	Fan & Thermal Sensor		
8	Calistoga - HOST (1)		
9	Calistoga - DMI, DISPLAY (2)		
10	Calistoga -DDR BUS (3)		
11	Calistoga - POWER(4)		
12	Calistoga - GROUND (5)		
13	Calistoga - STRAPPING (6)		
14	ON BOARD DDR2 (1)		
15	ON BOARD DDR2 (2)		
16	ON BOARD TERMINATION		
17	DDR2 SO-DIMM		
18	LVDS & INVERTER		
19	CRT & TV OUT		
20	ICH7M - LPC, IDE (1)		
21	ICH7M - DMI, USB, PCIE (2)		
22	ICH7M - SM BUS, GPIO(3)		
23	ICH7M - POWER, GND (4)		
24	RESET CIRCUIT		
25	AZALIA CODEC - ALC660		
26	MIC PRE-AMP & INT MIC		
27	AUDIO AMP & INT SPK		
28	SPDIF & AUDIO BOARD CONN		
29	10/100 Mbps LAN - RTL8101L		
30	LAN IO & MDC		
31	EXPRESS CARD		
32	MINI CARD - GOLAN		
33	RICOH R5C832 -1394 (1)		
34	RICOH R5C832 - PCI, 4IN1 CARD (2)		
35	HDD & CDROM CONN		
36	USB 2.0 CONN * 3		
37	BLUETOOTH & EXT. BOARD		
38	N/A		
39	SM BUS & RTC CONN		
40	TPM 1.2 & FWH		
41	KEYBOARD CONTROLLER (M3885)		
42	INTERNAL KEYBOARD & TOUCH PAD		
43	DISCHARGE & POWER RAIL		
44	DC IN JACK & BAT CONN		
45	LEDs		
46	POWER - VCORE		
47	POWER - SYSTEM		
48	POWER - I/O, +1.5VS, +1.05VS		
49	POWER - DDR2, VTT		
50	POWER - +3VA, +2.5VS		
51	POWER - VGA CORE & VRAM (N/A)		
52	POWER - +1.2VSP (N/A)		
53	POWER - CHARGER		
54	POWER - PIC		
55	POWER - POWER DETECT		
56	POWER - POWER PROTECT		
57	POWER - LOAD SWITCH		



PROJECT: W6F

REVISION

DATE: Wednesday, January 11, 2006

DESCRIPTION:

PAGE REFERENCE

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

2.0

SHEET

2



OF

60

LIBRARY DATE :

George Chen

P/N: 12G04600479A



PROJECT: W6F

REVISION
2.0





DATE: Wednesday, January 11, 2006
SHEET 3 OF 60

DESCRIPTION:
YONAH CPU (1)

SCHEMATIC FILE NAME : <Doc>
LIBRARY DATE :

DESIGN ENGINEER :
George Chen

YUNAH FSB667				YUNAH FSB667			
	LFM	Typ	HFM		Min	Typ	Max
VCC	1.14V	1.2V	1.356V	VCCP	0.997V	1.05V	1.102V
	C4	C3	C0		Min	Typ	Max
ICC	0.9A	7.59A	27A	ICCP			2.5A















PROJECT: W6F


REVISION	DATE: Wednesday, January 11, 2006
2.0	SHEET 4 OF 60

DESCRIPTION:
YONAH CPU (2)



SCHEMATIC FILE NAME : <Doc>
LIBRARY DATE :

DESIGN ENGINEER :
George Chen






FAN



95 DEGREE C
THERMAL PROTECTION
PLACE UNDER CPU

R173==> 23.3k==>95 degree c

R173==> 33.2k==>80 degree c





DESIGN ENGINEER :
George Chen

17 SM_A_DQ[0:63]

U2D

14,15 SM_B_DQ[0:63]

U2E

DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

CALISTOGA_Q137

CALISTOGA_Q137



PROJECT: W6F

REVISION

2.0

DATE: Wednesday, January 11, 2006

SHEET

10

OF

60

DESCRIPTION:

Calistoga - DDR BUS(3)

SCHEMATIC FILE NAME : <Doc>







LIBRARY DATE :

DESIGN ENGINEER :





George Chen



DESIGN ENGINEER :
George Chen



CFG[17..3] have internal pullup resistors.
CFG[19..18] have internal pulldown resistors.
SDVOCRTL_DATA has internal pulldown resistors.





CFG16 : FSB DYNAMIC ODT

LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)

CFG18 : GMCH Core Voltage Level

LOW = 1.05V (Default)
HIGH = 1.5V

XOR / ALL-Z



CFG19 : DMI LANE REVERSAL

LOW = NORMAL
HIGH = LANES REVERSED

CFG20 : PCIE BACKWARDIN INTERPOERABILITY MODE

LOW = DEFAULT
HIGH = SDVO AND PCIE *1 ARE OPEATING SIMULTANEOUSLY VIA THE PRG PORT





PROJECT: W6F





REVISION	DATE:	Wednesday, January 11, 2006
2.0	SHEET	13 OF 60

DESCRIPTION:
Calistoga - Strapping(6)



SCHEMATIC FILE NAME : <Doc>
LIBRARY DATE :

DESIGN ENGINEER :
George Chen












Layout Note: Place these Caps near Memory Module



- SM_B_MA[0:13] SM_B_MA[0:13] 10,14,16
- SM_B_DQ[0:63] SM_B_DQ[0:63] 10,14
- SM_B_DM[0:7] SM_B_DM[0:7] 10,14
- SM_B_DQS[0:7] SM_B_DQS[0:7] 10,14
- SM_B_DQS[0:7] SM_B_DQS[0:7] 10,14
- SM_B_BS[0:2] SM_B_BS[0:2] 10,14,16




PROJECT: W6F

REVISION: 2.0
DATE: Wednesday, January 11, 2006
SHEET: 15 OF 60



DESCRIPTION:
ON BOARD DDR2(2)

SCHEMATIC FILE NAME : <Doc>
LIBRARY DATE :

DESIGN ENGINEER :
George Chen



Layout Note: Place one cap close to every 2 pullup resitors terminated to +0.9VS



PROJECT: W6F

REVISION

DATE: Wednesday, January 11, 2006

DESCRIPTION:

ON BOARD DDR2 TERMINATION

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

George Chen

2.0


SHEET





16

OF

60

LIBRARY DATE :





PROJECT: W6F

REVISION
2.0

DATE: Wednesday, January 11, 2006

SHEET 18 OF 60


DESCRIPTION:
LVDS & INVERTER

SCHEMATIC FILE NAME : <Doc>


LIBRARY DATE :

DESIGN ENGINEER :
George Chen

CRT Connector



TV OUT



PROJECT: W6F

REVISION

2.0

DATE: Wednesday, January 11, 2006

SHEET

19

OF

60

DESCRIPTION:


CRT & TV OUT


SCHEMATIC FILE NAME : <Doc>


LIBRARY DATE :

DESIGN ENGINEER :

George Chen







PROJECT: W6F

REVISION

DATE: Wednesday, January 11, 2006

DESCRIPTION:

ICH7-M (3)

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :

George Chen


2.0




SHEET



22

OF

60







George Chen



PROJECT: W6F

REVISION

DATE: Wednesday, January 11, 2006

DESCRIPTION:

MIC PRE AMP & INT MIC

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

2.0

SHEET


26

OF


60

LIBRARY DATE :


AUDIO AMP




GAIN0	GAIN1	SE/BTL#	Av (Inv)
0	0	0	6 dB
0	1	0	10 dB
1	0	0	15.6 dB
1	1	0	21.6 dB
X	X	1	4.1 dB



DePOP Circuit



INTERNAL SPEAKER



PROJECT: W6F

REVISION

2.0

DATE: Wednesday, January 11, 2006

SHEET 27 OF 60

DESCRIPTION:



AUDIO AMP & INT SPK

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :

George Chen



PROJECT: W6F

REVISION

DATE: Wednesday, January 11, 2006

DESCRIPTION:

LAN RTL8101L

SCHEMATIC FILE NAME : <Doc>

DESIGN ENGINEER :

George Chen

2.0


SHEET





29

OF



60

LIBRARY DATE :








For soft ware disable issue



R1.1 -> R2.0 For Golan Nut



PROJECT: W6F

REVISION

2.0

DATE: Wednesday, January 11, 2006

SHEET 32

OF 60

DESCRIPTION:


MINI CARD

SCHEMATIC FILE NAME : <Doc>


LIBRARY DATE :

DESIGN ENGINEER :


George Chen



[3] CLK LINE : SHIELDED BY GND. (RECOMMENDED) [5] R5C841 OPTIONS.




CDROM Connector




HD_CSEL GND-->Master
CD_CSEL +3VS-->Slave

HDD Connector



Option for SATA/ PATA



PROJECT: W6F

REVISION

2.0

DATE: Wednesday, January 11, 2006

SHEET

35

OF

60

DESCRIPTION:




HDD & CDROM CONN

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :

George Chen



PROJECT: W6F

REVISION

2.0

DATE: Wednesday, January 11, 2006

SHEET

36

OF

60

DESCRIPTION:

USB2.0 CN * 3


SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :


DESIGN ENGINEER :

George Chen


Bluetooth




**For Intel
Wireless
CoExistence
System**



LID Switch




Power Switch




5		4		3		2		1		
D										
C										
B										
A										
		PROJECT: W6F		REVISION	DATE: Wednesday, January 11, 2006		DESCRIPTION: N/A		SCHEMATIC FILE NAME : <Doc>	DESIGN ENGINEER :
				2.0	SHEET 38 OF 60				LIBRARY DATE :	
5		4		3		2		1		

SM BUS



RTC Connector



PROJECT: W6F

REVISION

2.0

DATE: Wednesday, January 11, 2006

SHEET

39

OF

60

DESCRIPTION:

SM BUS & RTC CN


SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :


DESIGN ENGINEER :

George Chen

TPM 1.2 Infineon



FWH



PROJECT: W6F

REVISION

2.0

DATE: Wednesday, January 11, 2006

SHEET

40

OF

60

DESCRIPTION:































FWH & TPM 1.2

SCHEMATIC FILE NAME : <Doc>

LIBRARY DATE :

DESIGN ENGINEER :

George Chen



PROJECT: W6F


REVISION 2.0 DATE: Wednesday, January 11, 2006 SHEET 41 OF 60

DESCRIPTION: KEYBOARD CONTROLLER (M3885)

SCHEMATIC FILE NAME : <Doc> LIBRARY DATE :


DESIGN ENGINEER : George Chen

Internal Keyboard




Each IC needs 2 vias to ground.


EMI recommendation: To protect KBC destroy by ESD. Need put between KB connector and KBC, and close to the connector as possible.




Reserve for W6F 2nd ID




Touch Pad



DCIN JACK



Battery Connector



PROJECT: W6F

REVISION

2.0

DATE: Wednesday, January 11, 2006

SHEET

44

OF

60

DESCRIPTION:







DCIN JACK & BAT CON

SCHEMATIC FILE NAME : <Doc>








LIBRARY DATE :

DESIGN ENGINEER :

George Chen



LEDs




PROJECT: W6F

REVISION: 2.0
DATE: Wednesday, January 11, 2006
SHEET 45 OF 60



DESCRIPTION: LEDs

SCHEMATIC FILE NAME : <Doc>
LIBRARY DATE :


DESIGN ENGINEER : George Chen




+3VAO




+2.5VS



POWER PATH & BAT_LEARN





BATTERY IN DETECT

The diagram shows a battery detection circuit. A +5VLCM input is connected to a network of resistors (PR5900, PR5901, PR5902) and capacitors (PC5900, PC5901). The circuit includes two MOSFETs (PQ5900A, PQ5900B) and a diode (TPC28T). The output is BAT_IN_OC# 41.


ADAPTER IN DETECT

The diagram shows an adapter detection circuit. An ACIN_OC# 41 input is connected to a network of resistors (PR5902, PR5903) and capacitors (PC5901, PC5902). The circuit includes two MOSFETs (PQ5902, PQ5904) and a diode (TPC28T). The output is A/D_DOCK_IN.

+5VLCM, +5VCHG & +2.5VREF

The diagram shows a voltage regulation circuit. A +5V input is connected to a network of resistors (PR5904, PR5905) and capacitors (PC5903, PC5904). The circuit includes two MOSFETs (PQ5903, PQ5904) and a diode (TPC28T). The output is +5VLCM.

ASUS		Title : POWER_DETECT	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	NAPA	1.0	
Date: Wednesday, January 11, 2006		Sheet	55 of 60



5 4 3 2 1

D

C

B

A

5 4 3 2 1

BATTERY IN DETECT

TPC28T PT5900

BAT_IN_OC# 41

PR5900 100KOhm_0402

PR5901 100KOhm_0402

PQ5900A UM6K1N

PC5900 1000PF/50V MLCC +/-10%

TS#

44,53,54,56

+5VLCM

TPC28T PT5901

ACIN_OC# 41

PQ5902 PMBS3904

A/D_DOCK_IN

PR5902 237KOhm

PR5903 10KOhm

PC5901 0.1UF/25V

+5VLCM, +5VCHG & +2.5VREF

A/D_DOCK_IN

PU5900

TPC28T PT5903

+5VCHG

+5V

PD5900

F02JK2E

TPC28T PT5904

+2.5VREF

PR5904 1KOhm

PC5904 4.7UF/25V MLCC +/-10%

PR2.0

L78L05ACUTR

PC5904 1UF/10V_0402 MLCC +/-20%

PC5905 1UF/10V_0402 MLCC +/-20%

PU5901 LM4040BIM3

TPC28T PT5902

PC5902 1UF/10V_0402 MLCC +/-20%

ASUS

Title : POWER_DETECT

Engineer:


<OrgName>

Size Project Name

Custom NAPA

Date: Wednesday, January 11, 2006 Sheet 55 of 60

Rev 1.0



5 4 3 2 1

D

C

B

A

5 4 3 2 1

BATTERY IN DETECT

TPC28T PT5900

BAT_IN_OC# 41

PR5900 100KOhm_0402

PR5901 100KOhm_0402

PQ5900A UM6K1N

PC5900 1000PF/50V MLCC +/-10%

TS#

44,53,54,56

+5VLCM

TPC28T PT5901

ACIN_OC# 41

PQ5902 PMBS3904

A/D_DOCK_IN

PR5902 237KOhm

PR5903 10KOhm

PC5901 0.1UF/25V

+5VLCM, +5VCHG & +2.5VREF

A/D_DOCK_IN

PU5900

TPC28T PT5903

+5VCHG

+5V

PD5900

F02JK2E

TPC28T PT5904

+2.5VREF

PR5904 1KOhm

PC5904 4.7UF/25V MLCC +/-10%

PR2.0

L78L05ACUTR

PC5904 1UF/10V_0402 MLCC +/-20%

PC5905 1UF/10V_0402 MLCC +/-20%

PU5901 LM4040BIM3

TPC28T PT5902

PC5902 1UF/10V_0402 MLCC +/-20%

ASUS

Title : POWER_DETECT

Engineer:


<OrgName>

Size Project Name


Custom NAPA

Date: Wednesday, January 11, 2006 Sheet 55 of 60


Rev 1.0



BATTERY A/D_SD# (OVP)




POWER GOOD DETECTER







TPC28T	PT6003	VRM_PWRGD
TPC28T	PT6004	DDR_PWRGD
TPC28T	PT6005	3V_5V_PWRGD
TPC28T	PT6006	1.05V_1.5V_PWRGD


SUSC#_PWR POWER




SUSB#_PWR POWER







FOR POWER TEST



Rev	Date	Description
R1.0	2005/10/15	1. Initial release.
R1.1	2005/11/25	1. CHANGE CLOCK GEN. (ICS954213 -> ICS954310) - PAGE6 2. ADD SPREAD SPECTRUM LCD DIFFERENTIAL CLOCK TO MCH - PAGE6 3. CHANGE EXPRESS CARD CONNECTOR VENDOR (TYCO -> TAI-TWUN) - PAGE 31
R2.0	2005/11/30	1. RESERVE Q6117 TO KEEP RESET DELAY TIME - PAGE24
	2005/12/06	1. CHANGE CLOCK GEN. ICS954310BGLFT TO ICS954310CGLFT - PAGE6 2. ADD CLOCK GEN. STRAPPING FOR PIN 8 TO CONTROLL SRC CLOCK/ PCIECLK -PAGE6 3. SHIFT CLK_CPU_BCLK TO CPUCLK1, AND CLK_MCH_BCLK TO CPUCLK0 - PAGE6
	2005/01/06 ECN 15044	1. REMOVE R401, R402 AND C401 TO KEEP LAN TRANSITION DIFFERENTIAL PAIR IMPEDANCE IN REASONABLE REGION - PAGE 29 2. REMOVE R109 FOR CPU_SLP INTEL RECOMMAND. THIS SIGNAL SHOULD BE CONNECTED TO MCH OR ICH ONLY - PAGE 20
	2005/01/10 ECN 15068	1. ADD R6312 FOR FORCE OFF PROTECTION FUNCTION - PAGE 24 2. ADD R156 AND R165 TO CHANGE PCB ID FROM 000 TO 001 (REV 2.0 -> 2.1) - PAGE 22

Rev	Date	Description

