


ZRMAE/ZEMAE

Juno/Iakros 10AN/10ANG

LA-A551P REV 1.0 Schematic


AMD KABINI Quad Core 25W for UMA+DIS
AMD KABINI Quad Core 15W
2013-07-05 Rev 1.0

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Title | Cover Page |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | Date | Rev |
| | | | | Tuesday, July 16, 2013 | LA-A551P 1.0 |
| | | | | Sheet | 1 of 40 |



| | | | | | |
|---|------------|--------------------|------------|--------------------------|------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | | LA-A551P |
| | | | | Date | Tuesday, July 16, 2013 |
| | | | | Sheet | 2 of 40 |

B+



| | | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|---------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Title | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number | Rev |
| | | | | | LA-A551P | 0.2 |
| | | | | Date: | Tuesday, July 16, 2013 | Sheet 3 of 40 |

Voltage Rails

(O MEANS ON X MEANS OFF)

UMA

BTO Option Table

| power plane State | +RTCVCC | B+ | +5VL +3VL | +5VALW +3VALW +1.8VALW +0.95VALW +VSB | +1.5V | +5VS +3VS +0.95VS +1.8VS +1.5VS +0.75VS +APU_CORE +APU_CORE_NB |
|--------------------------------|---------|----|--------------|---|-------|---|
| | | | | | | |
| S0 | O | O | O | O | O | O |
| S1 | O | O | O | O | O | O |
| S3 | O | O | O | O | O | X |
| S5 S4/AC | O | O | O | O | X | X |
| S5 S4/ Battery only | O | O | O | X | X | X |
| S5 S4/AC & Battery don't exist | O | X | X | X | X | X |

| Function | APU | |
|-------------|-------------|-------------|
| description | CPU A4-5000 | CPU A6-5200 |
| explain | 15W 4C | 25W 4C |
| BTO | A4R1@ | A6R1@ |

| Function | GPU | EC | | | LVDS-eDP | | Camera & Mic | | | KB Light |
|-------------|------------|-------|------|----------|----------|-------|--------------|----------|-----------|----------|
| description | Sun-Pro M2 | 9012 | 885 | | LVDS-eDP | | Camera & Mic | | | KB Light |
| explain | VGA | 9012 | w/ | w/ EMI | LVDS | eDP | Camera & Mic | | | KB Light |
| BTO | VGA@ | 9012@ | 885@ | 885_EMI@ | LVDS@ | IEDP@ | CAM@ | CAM@EMI@ | @CAM@EMI@ | KBL@ |

| Function | LAN | S&C | | Size | | Codec | Touch Screen | |
|-------------|--------|-------------|---------|------|-----|--------|--------------|---------------|
| description | 8106E | TI solution | | Size | | ALC259 | Touch Screen | |
| explain | 8106E | TPS2546 | TPS2544 | 14" | 15" | ALC259 | W/ Touch | W/O EMI Touch |
| BTO | 8106E@ | 2546@ | 2544@ | 14@ | 15@ | 259@ | Touch_EMI@ | @Touch_EMI@ |

| Function | EMI/ESD/RF part | | | | |
|-------------|-----------------|-------|------|-------|------|
| description | EMI/ESD/RF part | | | | |
| explain | EMI/ESD/RF part | | | | |
| BTO | EMI@ | @EMI@ | ESD@ | @ESD@ | @RF@ |

APU SM Bus Address (SCL0/SDA0)

| Power | Device | HEX | Address |
|-------|---------------|-----|-------------|
| +3VS | DDR SO-DIMM A | A0H | 1010 0000 b |
| +3VS | DDR SO-DIMM B | A2H | 1010 0010 b |
| +3VS | WLAN | | |


EC SM Bus1 Address

EC SM Bus2 Address

| Power | Device | HEX | Address | Power | Device | HEX | Address |
|-------|---------------|-----|-------------|-------|-------------|-----|-------------|
| +3VL | Smart Battery | 16H | 0001 0110 b | +3VS | VGA thermal | 82H | 1000 0010 b |
| +3VL | Charger | 12H | 0001 0010 b | +3VS | APU thermal | 98H | 1001 1000 b |

| STATE | SIGNAL | SLP_S3# | SLP_S5# |
|-----------------------|--------|---------|---------|
| Full ON | | HIGH | HIGH |
| S1 (Power On Suspend) | | HIGH | HIGH |
| S3 (Suspend to RAM) | | LOW | HIGH |
| S4 (Suspend to Disk) | | LOW | HIGH |
| S5 (Soft OFF) | | LOW | LOW |
| G3 | | LOW | LOW |

APU POWER SEQUENCE



<10,11> DDR_AB_DQS[0..7]

<10,11> DDR_AB_DQS#[0..7]

<10,11> DDR_AB_MA[0..15]

UC1A

MEMORY

DDR AB MA0 AG38

DDR AB MA1 W35

DDR AB MA2 W38

DDR AB MA3 W34

DDR AB MA4 U38

DDR AB MA5 U37

DDR AB MA6 U34

DDR AB MA7 R35

DDR AB MA8 R38

DDR AB MA9 N38

DDR AB MA10 AG34

DDR AB MA11 R34

DDR AB MA12 N37

DDR AB MA13 AN34

DDR AB MA14 L38

DDR AB MA15 L35

B30 DDR AB D0

A32 DDR AB D1

B35 DDR AB D2

A36 DDR AB D3

B29 DDR AB D4

A30 DDR AB D5

A34 DDR AB D6

B34 DDR AB D7

B37 DDR AB D8

A38 DDR AB D9

D40 DDR AB D10

D41 DDR AB D11

B36 DDR AB D12

A37 DDR AB D13

B41 DDR AB D14

C40 DDR AB D15

<10,11> DDR_AB_BS0

<10,11> DDR_AB_BS1

<10,11> DDR_AB_BS2

<10,11> DDR_AB_DM[0..7]

DDR AB BS0 AJ38

DDR AB BS1 AG35

DDR AB BS2 N34

DDR AB DM0 B32

DDR AB DM1 B38

DDR AB DM2 G40

DDR AB DM3 N41

DDR AB DM4 AG40

DDR AB DM5 AN41

DDR AB DM6 AY40

DDR AB DM7 Y34

F40 DDR AB D16

F41 DDR AB D17

K40 DDR AB D18

K41 DDR AB D19

E40 DDR AB D20

E41 DDR AB D21

J40 DDR AB D22

J41 DDR AB D23

M41 DDR AB D24

N40 DDR AB D25

T41 DDR AB D26

U40 DDR AB D27

L40 DDR AB D28

M40 DDR AB D29

R40 DDR AB D30

T40 DDR AB D31

DDR AB DQS0 B33

DDR AB DQS#0 A33

DDR AB DQS1 B40

DDR AB DQS#1 A40

DDR AB DQS2 H41

DDR AB DQS#2 H40

DDR AB DQS3 P41

DDR AB DQS#3 P40

DDR AB DQS4 AH41

DDR AB DQS#4 AH40

DDR AB DQS5 AP41

DDR AB DQS#5 AP40

DDR AB DQS6 BA40

DDR AB DQS#6 AY41

DDR AB DQS7 BA34

DDR AB DQS#7 Y41

M42 DDR AB D32

M43 DDR AB D33

AK40 DDR AB D34

AE41 DDR AB D35

AE40 DDR AB D36

AE41 DDR AB D37

AJ40 DDR AB D38

AJ41 DDR AB D39

AM41 DDR AB D40

AN40 DDR AB D41

AT41 DDR AB D42

AU40 DDR AB D43

AL40 DDR AB D44

AM40 DDR AB D45

AR40 DDR AB D46

AT40 DDR AB D47

<10> DDR_A_CLK0

<10> DDR_A_CLK#0

<10> DDR_A_CLK1

<10> DDR_A_CLK#1

<11> DDR_B_CLK0

<11> DDR_B_CLK#0

<11> DDR_B_CLK1

<11> DDR_B_CLK#1

DDR A CLK0 AC35

DDR A CLK#0 AC34

DDR A CLK1 AA34

DDR A CLK#1 AA32

DDR B CLK0 AE38

DDR B CLK#0 AE37

DDR B CLK1 AA37

DDR B CLK#1 AA36

AV41 DDR AB D48

AW40 DDR AB D49

BA38 DDR AB D50

AY37 DDR AB D51

AY37 DDR AB D52

AV40 DDR AB D53

AY39 DDR AB D54

AY38 DDR AB D55

<10,11> MEM_MAB_RST#

<10,11> MEM_MAB_EVENT#

MEM_MAB_RST# G38

MEM_MAB_EVENT# AE34

<10> DDR_A_CKE0

<10> DDR_A_CKE1

<11> DDR_B_CKE0

<11> DDR_B_CKE1

DDR A CKE0 L34

DDR A CKE1 J38

DDR B CKE0 J37

DDR B CKE1 J34

<10> DDR_A_ODT0

<10> DDR_A_ODT1

<11> DDR_B_ODT0

<11> DDR_B_ODT1

DDR A ODT0 AN38

DDR A ODT1 AU38

DDR B ODT0 AN37

DDR B ODT1 AR37

<10> DDR_A_SCS0#

<10> DDR_A_SCS1#

<11> DDR_B_SCS0#

<11> DDR_B_SCS1#

DDR A SCS0# AJ34

DDR A SCS1# AR38

DDR B SCS0# AL38

DDR B SCS1# AN35

<10,11> DDR_AB_RAS#

<10,11> DDR_AB_CAS#

<10,11> DDR_AB_WE#

DDR AB RAS# AJ37

DDR AB CAS# AL34

DDR AB WE# AL35

+MEM_VREF

MEM_VREF

AD41 M_ZVDDIO1

39.2_0402_1%

RC4 +1.5V

1 2 ESD@ MEM_MAB_RST#

CC94 180P_0402_50V8J


remove from CRB_ver0C

Check List 1.02

FT3 BGA769

FT3 REV 0.51

MEMORY Reference Voltage (Cap follower checklist 1.02)



EVENT# pull high



1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7

1

2

1K_0402_5%

MEM_MAB_EVENT#

+

1.5V

RC7


1

2

1K_0402_5%


MEM_MAB_EVENT#

+



| | | | | | |
|---|--------------------|-----------------|------------|------------------------|-----------------|
| Security Classification | Compal Secret Data | | | Title | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Rev | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | LA-A551P | |
| | | | | Date | Sheet |
| | | | | Tuesday, July 16, 2013 | 6 of 40 |


SATA HDD




VGA



LAN WLAN



EC




SATA


USB

CLK


SPI



48KMHZ CRYSTAL




SPI ROM




| | | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|---------------|
| Security Classification | Compal Secret Data | | | Title | | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | FT3-SATA/CLK/USB/SPI/LPC | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number | Rev |
| | | | | | LA-A551P | 1.0 |
| | | | | Date | Tuesday, July 16, 2013 | Sheet 7 of 40 |


Follow check list & ORB_OC design 10 ms RC delay circuit on +1.8-V S5 power rail.




1.5V OF APU




1.8VALW & 1.8VS OF APU



3.3VALW & 3.3VS OF APU



RTC OF APU




| | | | |
|---------------|------|-----|-------|
| AMD CKL v1.01 | 10uF | 1uF | 180pF |
| VDDIO_MEM_S | 2 | 8 | 4 |


| | | | |
|---------------|------|-----|-------|
| AMD CKL v1.01 | 10uF | 1uF | 180pF |
| VDD_18 | 1 | 7 | 1 |
| VDD_18_ALW | 1 | 6 | 1 |

| | | | |
|---------------|-------|-----|-------|
| AMD CKL v1.01 | 4.7uF | 1uF | 180pF |
| VDDIO_AZ_ALW | 1 | 3 | 1 |
| VDDIO_33_ALW | 2 | 2 | 1 |
| VDDIO_33 | 2 | 2 | 1 |

www.laptopblue.vn



0.95VALW & 0.95VS OF APU




| | | | | | | |
|---|--------------------|-----------------|------------|----------|------------------------|---------------|
| Security Classification | Compal Secret Data | | | Title | FT3 PWR/GND | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Size | Document Number | Rev |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | LA-A551P | | 1.0 |
| | | | | Date | Tuesday, July 16, 2013 | Sheet 9 of 40 |



DDR3 SO-DIMM A

Reverse Type

SO-DIMM VREF




DDR_AB_DQS[0..7] <10,5>
 DDR_AB_DQS# [0..7] <10,5>
 DDR_AB_D[0..63] <10,5>
 DDR_AB_DM[0..7] <10,5>
 DDR_AB_MA[0..15] <10,5>




Layout Note:
Place near JDDR3H



Layout Note: Place these 4 Caps near Command and Control signals of DIMMB



Layout Note:
Place near JDDRH.203 and 204





| | | | | | | | | | | | |
|---|--|--------------------|--|--------------------------|--|------------|--|-----------------|------------------------|-------|----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | | | | | | | |
| Issued Date | | 2013/05/15 | | Deciphered Date | | 2015/09/27 | | Title | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | | | DDR/III-SODIMMB | | | |
| | | | | | | | | Size | Document Number | Rev | 1.0 |
| | | | | | | | | LA-A551P | | | |
| | | | | | | | | Date | Tuesday, July 16, 2013 | Sheet | 11 of 40 |

<5> PCIE_ATX_C_GRX_P[3..0]  PCIE_ATX_C_GRX_P[3..0]
<5> PCIE_ATX_C_GRX_N[3..0]  PCIE_ATX_C_GRX_N[3..0]

UV1A

PART 1 OF 9

PCIE GTX_C_ARX_P[3..0]  PCIE GTX_C_ARX_P[3..0] <5>
PCIE GTX_C_ARX_N[3..0]  PCIE GTX_C_ARX_N[3..0] <5>

PCIE_ATX_C_GRX_P0 AA38 PCIE_RX0P
PCIE_ATX_C_GRX_N0 Y37 PCIE_RX0N

PCIE_ATX_C_GRX_P1 Y35 PCIE_RX1P
PCIE_ATX_C_GRX_N1 W38 PCIE_RX1N

PCIE_ATX_C_GRX_P2 W38 PCIE_RX2P
PCIE_ATX_C_GRX_N2 V37 PCIE_RX2N

PCIE_ATX_C_GRX_P3 V35 PCIE_RX3P
PCIE_ATX_C_GRX_N3 U38 PCIE_RX3N

U38 PCIE_RX4P
T37 PCIE_RX4N

T35 PCIE_RX5P
R36 PCIE_RX5N

R38 PCIE_RX6P
P37 PCIE_RX6N

P35 PCIE_RX7P
N36 PCIE_RX7N

N38 NC
M37 NC

M35 NC
L36 NC

L38 NC
K37 NC

K35 NC
J36 NC

J38 NC
H37 NC

H35 NC
G36 NC

G38 NC
F37 NC


F35 NC
E37 NC

CLOCK

<7> CLK_PCIE_VGA#  CLK_PCIE_VGA#
<7> CLK_PCIE_VGA#  CLK_PCIE_VGA#

PCIE_REFCLKP

PCIE_REFCLKN

RV2  1 AH16
1K_0402_5%

TEST_PG

3.3-V tolerant GPU_RST#  AA30 PERSTB

VGA@

SUN-PRO M2_FCBGA962

CALIBRATION

PCIE_CALR_TX Y30 VGA_PCIE_CALRP RV1 1 VGA@ 2 1.69K_0402_1% +0.95VGS

PCIE_CALR_RX Y29 VGA_PCIE_CALRN RV3 1 VGA@ 2 1K_0402_1% +0.95VGS

+3VS

VGA@

UV13

<8> PXS_RST#

<22..23.8> APU_PCIE_RST#

MC74VHC1G08DFT2G SC70 5P

LVDS Interface

UV1D

PART 7 OF 9

RSVD/VARY BL

RSVD/DIGON

LVDS CONTROL

TXCBP_DPB3P

TXCBM_DPB3N

TX3P_DPB2P

TX3M_DPB2N

TX4P_DPB1P

TX4M_DPB1N

TX5P_DPB0P

TX5M_DPB0N

NC#AF35

NC#AG36

TXCAP_DPA3P

TXCAM_DPA3N

TX0P_DPA2P

TX0M_DPA2N

TX1P_DPA1P

TX1M_DPA1N

TX2P_DPA0P

TX2M_DPA0N

NC


NC

VGA@ SUN-PRO M2_FCBGA962

| For MEMCLK 1GHz | Brand | Description | Comment | PS_3[3:1] | R_pu(ohm) | R_pd(ohm) |
|-----------------|---------|-----------------|-----------|-----------|-----------|-----------|
| gDDR3-2Gbit | skHynix | H5TQ2G63DFR-N0C | 1.5V/1GHz | 000 | NC | 4750 |
| | Samsung | K4W2G1646E-BC1A | 1.5V/1GHz | 111 | 4750 | NC |

| For MEMCLK 900MHz | Brand | Description | Comment | PS_3[3:1] | R_pu(ohm) | R_pd(ohm) |
|-------------------|---------|----------------------|-----------------------------|-----------|-----------|-----------|
| gDDR3-2Gbit | skHynix | H5TQ2G63DFR-11C | 1.5V/900MHz | 000 | NC | 4750 |
| | Micron | MT41K128M16JT-107G:K | 1.35V/900MHz 1.5V/900MHz | 001 | 8450 | 2000 |
| | Samsung | K4W2G1646E-BC11 | 1.5V/900MHz | 111 | 4750 | NC |

| | | | | | | | | | | | |
|---|--|--------------------|--|-----------------|--|--------------------------|--|------------------------|--|----------------|--|
| Security Classification | | Compal Secret Data | | | | Compal Electronics, Inc. | | | | | |
| Issued Date | | 2013/05/15 | | Deciphered Date | | 2015/09/27 | | Title | | | |
| | | | | | | | | PCIE/LVDS | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | Document Number | | Rev | | | |
| | | | | | | Custom | | LA-A551P | | 1.0 | |
| | | | | | | Date: | | Tuesday, July 16, 2013 | | Sheet 12 of 40 | |



| Strap Bit | Strap Name | Legacy | Description | Settings |
|-----------|---------------------------|-------------|--|-----------------|
| PS_0[1] | ROM_CONFIG[0] | GPIO13[11] | If BIOS_ROM_EN = 1, ROM_CONFIG[2:0] define the ROM type. If BIOS_ROM_EN = 0, ROM_CONFIG[2:0] define the primary memory-aperture size. Refer to current databooks for details. | 001 |
| PS_0[2] | ROM_CONFIG[1] | | | |
| PS_0[3] | ROM_CONFIG[2] | | | |
| PS_1[4] | N/A | GENLK_VSYNC | Reserved for internal use only. Must be 1 at reset. | 1 |
| PS_1[1] | STRAP_BIF_GEN3_EN_A | GPIO_2 | Re-defined strap to indicate PCIe GEN3 capability. 1 = PCIe GEN3 supported. 0 = PCIe GEN3 not supported. | 0 |
| PS_1[2] | STRAP_BIF_CLK_PM_EN | GPIO_8 | Determines whether or not the PCIe reference clock power management capability is reported in the PCI configuration space (otherwise known as CLKREQB). 0 = The CLKREQB power management capability is disabled 1 = The CLKREQB power management capability is enabled | 0 |
| PS_1[3] | N/A | GENLK_CLK | Reserved for internal use only. Must be 0 at reset. | 0 |
| PS_1[4] | TX_PWRS_ENB | GPIO_0 | Transmitter (Tx) power savings enable. 0 = 50% Tx output swing. 1 = Full Tx output swing. | 1 |
| PS_1[5] | TX_DEEMPH_EN | GPIO_1 | PCI EXPRESS transmitter, deemphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled. | 1 |
| PS_2[1] | N/A | N/A | Reserved. | 0 |
| PS_2[2] | N/A | N/A | Reserved. | 0 |
| PS_2[3] | BIOS_ROM_EN | GPIO_22 | To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device. | 0 |
| PS_2[4] | BIF_VGA_DIS | GPIO_9 | VGA disable determines whether or not the card will be recognized as the system's VGA controller. 0 = VGA controller capacity enabled. 1 = The device will not be recognized as the system's VGA controller. | 0 |
| PS_2[5] | N/A | N/A | Reserved. | 0 |
| PS_3[1] | BOARD_CONFIG[0] | N/A | Board configuration related strapping (such as memory ID). | Base on VRAM ID |
| PS_3[2] | BOARD_CONFIG[1] | | | |
| PS_3[3] | BOARD_CONFIG[2] | | | |
| PS_0[5] | AUD_PORT_CONN_PINSTRAP[0] | N/A | Together with PS_0[5] form the three-bit strap option to indicate the number of audio-capable display outputs. In a given ASIC there are as many endpoints as there are digital display outputs, though not all outputs are audio capable. 111 = No usable endpoints. 110 = One usable endpoint. 101 = Two usable endpoints. 100 = Three usable endpoints. 011 = Four usable endpoints. 010 = Five usable endpoints. 001 = Six usable endpoints. 000 = All endpoints are usable. | 111 |
| PS_3[4] | AUD_PORT_CONN_PINSTRAP[1] | | | |
| PS_3[5] | AUD_PORT_CONN_PINSTRAP[2] | | | |

MLPS Strap

| Bits[5:1] | Bits[3:1] | Capacitor | R _{pu} | R _{pd} |
|-----------|-----------|-----------|-----------------|-----------------|
| PS_0[5:1] | 1 1 | 0 0 1 | NC | 8.45K 2K |
| PS_1[5:1] | 1 1 | 0 0 1 | NC | 8.45K 2K |
| PS_2[5:1] | 0 0 | 0 0 0 | 880 nF | NC 4.75K |
| PS_3[5:1] | 1 1 | X X X | NC | X X |

Mapping to VRAM type please refer to page 6

Security Classification

| Issued Date | Deciphered Date |
|-------------|-----------------|
| 2013/05/15 | 2015/09/27 |

Compal Secret Data

Compal Electronics, Inc.

Main MSIC

LA-A551P

Rev 1.8


Sheet 13 of 40

Date: Tuesday, July 16, 2013


| | | |
|-----------|---------|--------|
| MPLL_PVDD | MarsCRB | Design |
| 220ohm | 1 | 1 |
| 0.1u | 1 | 1 |
| 1u | 1 | 1 |
| 2.2u | 1 | 1 |

| | | |
|-----------|---------|--------|
| SPLL_PVDD | MarsCRB | Design |
| 120ohm | 1 | 1 |
| 0.1u | 1 | 1 |
| 1u | 1 | 1 |
| 2.2u | 1 | 1 |


| | | |
|-----------|---------|--------|
| SPLL_VDDC | MarsCRB | Design |
| 120ohm | 1 | 1 |
| 0.1u | 1 | 1 |
| 1u | 1 | 1 |
| 2.2u | 1 | 1 |




+0.95VS to +0.95VGS








+3VS to +3VGS



| | | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|----------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Title | BACO POWER | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-A551P | Rev 1.0 |
| | | | | Date | Tuesday, July 16, 2013 | Sheet 14 of 40 |







Place all these components close to GPU (Within 25mm)
and keep all component close to each other


Memory clock 900MHz

R_{pu} & R_{pd} resistor:
0402 1% resistors are required.


| GPU Type | Memory Bus Width | VRAM Vendor | Compal P/N | Manufacturer P/N | X76 P/N | Size per part | Configuration | Total Memory Size/Qty | PS_3[3] | PS_3[2] | PS_3[1] | R_pu | R_pd |
|------------|------------------|-------------|-------------|----------------------|---------|---------------|---------------|-----------------------|---------|---------|---------|---------------|---------------|
| SUN PRO-M2 | 64bit | Samsung | SA000068U20 | K4W2G1646E-BC1A | | 2Gbit | 128M*16 | 1GB/4pcs | 0 | 0 | 0 | RV20 NC | RV27 4.75K |
| SUN PRO-M2 | 64bit | Micron | SA00005XB00 | MT41K128M16JT-107G:K | | 2Gbit | 128M*16 | 1GB/4pcs | 0 | 0 | 1 | RV20 8.45K | RV27 2K |
| SUN PRO-M2 | 64bit | Samsung | SA00005SH00 | K4W2G1646E-BC11 | | 2Gbit | 128M*16 | 1GB/4pcs | 0 | 1 | 0 | RV20 4.53K | RV27 2K |
| SUN PRO-M3 | 64bit | Micron | SA000065D30 | MT41K256M16HA-107G:E | | 4Gbit | 128M*16 | 2GB/4pcs | 1 | 1 | 0 | RV20 3.4K | RV27 10K |
| SUN PRO-M4 | 64bit | Samsung | SA000068R20 | K4W4G1646B-HC11 | | 4Gbit | 128M*16 | 2GB/4pcs | 1 | 1 | 1 | RV20 4.75K | RV27 NC |



| | | | | | | | | | | | |
|--|--|--------------------|--|-----------------|--|--------------------------|--|-----------------|----------|-----|--|
| Security Classification | | Compal Secret Data | | | | Compal Electronics, Inc. | | | | | |
| Issued Date | | 2013/05/15 | | Deciphered Date | | 2015/09/27 | | Title | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | | | PWR_GND | | | |
| | | | | | | | | Document Number | | Rev | |
| | | | | | | | | Custom | | 1.0 | |
| | | | | | | | | LA-A551P | | | |
| Date: Tuesday, July 16, 2013 | | | | | | | | Sheet | 18 of 40 | | |




Supported Memory Configurations: Up to 4 Gbit/part for DDR3.




| | | | | |
|---|------------------------|-----------------|--------------------------|----------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | VRAM Channel B |
| Size | Document Number | LA-A551P | Rev | 1.0 |
| Date: | Tuesday, July 16, 2013 | Sheet | 19 | of 40 |

<6> EDP_LCD_TXOUT0+_R EDP_LCD_TXOUT0+_R
<6> EDP_LCD_TXOUT0-_R EDP_LCD_TXOUT0-_R
<6> EDP_LCD_TXOUT1+_R EDP_LCD_TXOUT1+_R
<6> EDP_LCD_TXOUT1-_R EDP_LCD_TXOUT1-_R
<6> EDP_LCD_TXOUT2+_R EDP_LCD_TXOUT2+_R
<6> EDP_LCD_TXOUT2-_R EDP_LCD_TXOUT2-_R
<6> LCD_TXCLK+ LCD_TXCLK+
<6> LCD_TXCLK- LCD_TXCLK-
<6> EDP_LVDS_CLK EDP_LVDS_CLK
<6> EDP_LVDS_DATA EDP_LVDS_DATA


If it's EPD, they're become
LCD_TXOUT2+_R = EDP_TX0+
LCD_TXOUT2-_R = EDP_TX0-
LCD_TXOUT1+_R = EDP_TX1+
LCD_TXOUT1-_R = EDP_TX1-
LVDS_CLK = EDP_AUXP
LVDS_DATA = EDP_AUXN




Need check eDP&LVDS both 3V power rail.




LCD_INV




LCD Control





Reserve for eDP panel potential issue



Camera & Touch Screen




| | | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|----------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Title | LVDS/EDP W/ CAMERA | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number | Rev |
| | | | | | LA-A551P | 0.2 |
| | | | | Date: | Tuesday, July 16, 2013 | Sheet 20 of 40 |



| OE# | A | Y |
|-----|---|---|
| L | L | L |
| L | H | H |
| H | X | Z |



HDMI POWER CIRCUIT

VIN = 5V, IOUT = 0.5A, RDS(ON) TYP=95m ; MAX=115m
Current Limit: TYP=0.8A ; MAX=1A



HDMI Connector

Main: SCA00000U10
2nd: SCA00001L00
Close to JHDMI



HDMI Royalty
HDMI W/Logo + HDCP
RO0000003HM





HDMI W/O Logo: RO0000001HM
HDMI W/Logo: RO0000002HM
HDMI W/Logo + HDCP: RO0000003HM

please manually load
this virtual material to 45@ BOM



| Security Classification | | | | Compal Secret Data | | | | Compal Electronics, Inc. | | | |
|-------------------------|--|--|--|--------------------|--|-----------------|--|--------------------------|--|------------------------------|--|
| Issued Date | | | | 2013/05/15 | | Deciphered Date | | 2015/09/27 | | Title | |
| | | | | | | | | | | HDMI W/O CEC | |
| | | | | | | | | | | LA-A551P | |
| | | | | | | | | | | Date: Tuesday, July 16, 2013 | |
| | | | | | | | | | | Sheet 21 of 40 | |

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Size Document Number Rev 1.0
Date: Tuesday, July 16, 2013 Sheet 21 of 40





Keep de-coupling capacitors close to
RTL8106E within 200 mil



```
main: SP050007T00
2nd: SP050007K00
3nd: SP050006H00
```



2013/5/3 EMI request change CL17 BOM structure to EMI@
2013/6/7 ESD request reserve DL14
2013/6/7 ESD request add DL5





| LAN | WOL | LAN_EN | | ISOLATED | |
|-----|-----|--------|----|----------|----|
| | | S0 | Sx | S0 | Sx |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0* |

```
*
S3:  after SUSP# assert low over 100ms
S4/S5: after SYSON assert low over 100ms
```

+3V LAN rising time (10%~90%) need > 1ms and <100ms.

| | | | | | | |
|---|--------------------|-----------------|------------|---------------------------------|-------------------|-----------------------------|
| Security Classification | Compal Secret Data | | | <i>Compal Electronics, Inc.</i> | | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Title | PCle-LAN-RTL8106E | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PERSONNEL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev 1.0 | |
| | | | | LA-A551P | | Date: Tuesday, Jul 16, 2013 |



For isolate BT_CTRL and
Compal Debug Card.

ACES_50208-00801-003

10
9
8
7
6
5
4
3
2
1

GND
GND
+5VS
SATA_ATX_C_DRX_P0
SATA_ATX_C_DRX_N0
SATA_DTX_ARX_N0
SATA_DTX_ARX_P0


Conn@JHDD

C194 1 2 0.01U 0402 25V7K
C195 1 2 0.01U 0402 25V7K
C196 1 2 0.01U 0402 25V7K
C198 1 2 0.01U 0402 25V7K

SATA_ATX_DRX_P0
SATA_ATX_DRX_N0
SATA_DTX_C_ARX_N0
SATA_DTX_C_ARX_P0

<7>
<7>
<7>
<7>




Close to JHDD



www.laptopblue.vn

Right side USB 3.0 x 1 W/ Sleep&Charge

| CB0 | CB1 | CB2 | ILIM_SEL | Mode | STATUS |
|-----|-----|-----|----------|----------------|--|
| 0 | 1 | 1 | 1 | Auto/Alternate | Auto-detection charger mode for Apple device(2A,1A). Resistor dividers are connected to DP/DM. Including DCP |
| 1 | 1 | 1 | 0 | SDP | USB pass-through mode.DP/DM are connected to TDP/TDM |
| 1 | 1 | 1 | 1 | CDP | USB pass-through mode with CDP emulation. DP/DM are connected to TDP/TDM |

[illegible]

USB POWER SWITCH

USB POWER SWITCH

W=80mils

2.0A

USB

IN OUT 6

IN OUT 7

EN/ENB OUT 8

ONB 5

ONB 5

STV6880CAC_MSCPS

SA00003TV00

SA00003XM00

+5VALW

USB_EN# <27>

USB_VCCB

+USB_VCCB

USB_OC#0 <27,8>

CR11

0.1u_0402_10Y7K

CR13


4.7u_0603_5.316K

CR6


220_0003_3.36M

CR10


220_0003_3.36M




| | | | | | |
|---|--|-----------------------|-----------------|--------------------------|-------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | | 2013/05/15 | Deciphered Date | 2015/09/27 | Title |
| | | | | | USB/RUSB/S&C |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-A551P | 1.0 |
| Date: | | Tuesday, July 16 2013 | | Sheet | 24 of 40 |




SPK Conn.




| | | | | |
|---|--------------------|-----------------|------------|------------------------------|
| Security Classification | Compal Secret Data | | Title | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | 2015/09/27 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size Custom |
| | | | | Document Number |
| | | | | LA-A551P |
| | | | | Rev 1.0 |
| | | | | Date: Tuesday, July 16, 2013 |
| | | | | Sheet 25 of 40 |




Beep sound





SPK 2W 4ohm =40mil
1W 8ohm =20mil



Combo Jack





| Sense Pin | Impedance | Codec Signals | Function |
|-----------|-----------|---------------------|---------------|
| SENSE A | 39.2K | PORT-I (PIN 32, 33) | Headphone out |
| | 20K | PORT-B (PIN 21, 22) | Ext. MIC |
| | 10K | PORT-C (PIN 23, 24) | |
| | 5.1K | (PIN 48) | |
| SENSE B | 39.2K | PORT-E (PIN 14, 15) | |
| | 20K | PORT-F (PIN 16, 17) | |
| | 10K | PORT-H (PIN 20) | |




SMBUS1->BATT, Smart Charger
SMBUS2->G-Sensor, GPU Thermal Sensor,
APU Thermal Sensor


EC SMBus2 for S0, SMBus1 for S5



Close to EC



P.32_SYS_PWRGD OD/L
for 1.8V PU APU



For KB9012 EC_ON low pulse work around

PC & MISC

AD Input

DA Output

PS2 Interface

SPI Device Interface

SPI Flash ROM








GPIO

GPIO

GPIO


GPI

| Voltage Comparator Pins FOR 9012 A3 | | |
|-------------------------------------|--------------|-------|
| VCIN0 pin109 | >1.2V | <1.2V |
| | VCIN1 pin102 | |
| VCOUT0 pin104 | HIGH | LOW |
| | SUSP# | |
| VCOUT1 pin103 | LOW | HIGH |
| | EC_CHG_CB1 | |




| Security Classification | | Compal Secret Data | | Title | |
|---|------------|--------------------|------------|------------------------------|----------------|
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | LPC-EC-KB9012 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-A551P | 1.0 |
| | | | | Date: Tuesday, July 16, 2013 | Sheet 27 of 40 |

Power Button




www.laptopblue.vn


Battery Reset




Keyboard LED




Screw Hole




PCB Fedical Mark PAD





ISPD





APU PR sample




| | | | | | | | | | | | |
|---|--|--------------------|--|-----------------|--|--------------------------|--|------------------------|--|----------------|--|
| Security Classification | | Compal Secret Data | | | | Compal Electronics, Inc. | | | | | |
| Issued Date | | 2013/05/15 | | Deciphered Date | | 2015/09/27 | | Title | | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | KB/TP/LED/LID/DEBUG/ISPD | | | | | |
| | | | | | | Size | | Document Number | | Rev | |
| | | | | | | | | LA-A551P | | 1.0 | |
| | | | | | | Date: | | Tuesday, July 16, 2013 | | Sheet 28 of 40 | |
| | | | | | | | | | | | |



+0.95VALW to +0.95VS



+3VALW to +3VALW_FCH




| | | | | | |
|---|------------|--------------------|------------|--------------------------|------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Title | DC TO DC INTERFACE |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number |
| | | | | LA-A551P | |
| | | | | Date | Tuesday, July 16, 2013 |
| | | | | Sheet | 29 of 40 |


EMI Part (47.1)

Other component (37.1)


A51 need add fuse





For RTC (38.2)




For ML1220 RTC (38.2)




| | | | | |
|--|--------------------|-----------------|--------------------------|-----------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2012/09/27 | Deciphered Date | 2015/09/27 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number |
| | | | | LA-A551P |
| | | | | Rev 0.1 |
| | | | | Sheet 30 of 40 |



| | | | | | |
|---|------------|--------------------|------------|--------------------------|--------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2012/09/27 | Deciphered Date | 2015/09/27 | Title | BATTERY CONN / OTP |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-A551P |
| | | | | Rev | 0.1 |
| | | | | Date: | |
| | | | | Sheet | 31 of 40 |



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAYSONIC CORPORATION OR ANY OF ITS SUBSIDIARIES OR AFFILIATES WITHOUT THE WRITTEN CONSENT OF RAYSONIC CORPORATION. THIS SHEET MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




3.3V
Peak Current 5.78A
OCP current 6.5A
Delta I=1.160A ,ripple=1.160 x17m=19.27mV
FSW=455kHz
ESR 20mohm

| | TYP | MAX |
|--------------|---------|----------|
| H/S Rds (on) | :27mohm | 34mohm |
| L/S Rds (on) | :19mohm | 23.5mohm |



| | | | | | | |
|---|------------|--------------------|------------|-----------------------------|-----------------|-------|
| LA-A551P Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | | |
| Issued Date | 2011/06/24 | Deciphered Date | 2012/07/12 | Title 3VALW/5VALW | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Document Number | Rev |
| | | | | Custom | LA-A551P | 0.1 |
| Date: | | | | Sheet | 33 | of 40 |

DDR controller (35.3), Support component (35.4)




1.5V
 Peak Current 8.1A
 OCP current 9.63A
 FSW=500kHz
 DCR 8.3 ~ 10mohm
 TYP MAX
 H/S Rds (on) :27mohm , 34mohm
 L/S Rds (on) :10.8mohm , 13.6mohm

| STATE | S3 | S5 | 1.5VP | VTT_REFP | 0.75VSP |
|-------|----|----|--------------------|--------------------|--------------------|
| S0 | Hi | Hi | On | On | On |
| S3 | Lo | Hi | On | On | Off (Hi-Z) |
| S4/S5 | Lo | Lo | Off (Discharge) | Off (Discharge) | Off (Discharge) |


Note: S3 - sleep ; S5 - power off

| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|------------|--------------------|------------|--------------------------|----------------------|
| Issued Date | 2011/06/24 | Deciphered Date | 2012/07/12 | Title | 1.5VP/0.75VSP/1.8VSP |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Size | Custom |
| | | | | Document Number | LA-A551P |
| | | | | Rev | 0.1 |
| | | | | Date: | |
| | | | | Sheet | 34 of 40 |

1.8V controller (35.15), Support component (35.16)




0.95V controller (35.27), Support component (35.28)



| | | | | | | | | | | | |
|-------------------------|--|--|--|--------------------|--|--|--|------------------------------|--|--|--|
| Security Classification | | | | Compal Secret Data | | | | Compal Electronics, Inc. | | | |
| Issued Date | | | | 2012/09/27 | | | | Title | | | |
| | | | | Deciphered Date | | | | +1.8VALWP/+0.95VALWP | | | |
| | | | | | | | | ZRM AE | | | |
| | | | | | | | | Rev 0.1 | | | |
| | | | | | | | | Date: Tuesday, July 16, 2013 | | | |
| | | | | | | | | Sheet 35 of 40 | | | |


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



| Security Classification | | Compal Secret Data | | Title | |
|---|------------|--------------------|--|------------------------------|----------------|
| Issued Date | 2012/09/27 | Deciphered Date | | Document Number | LA-A551P |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Customer | Rev 1.0 |
| | | | | Date: Tuesday, July 16, 2013 | Sheet 36 of 40 |

VGA controller (43.1), Driver (43.2) Support component (43.3)

EMI Part (47.1)




+VGA_CORE
TDC 21A
EDC 31.5A
OCP current ??A
FSW=??kHz
DCR 1.4m ohm +-5%
H/S Rds(on) :11.7mohm , 14mohm
L/S Rds(on) :2.7mohm , 3.3mohm

Layout Note:
Place near Choke


CPU_Core output CAP (Including MLCC) 36.4

+APU_CORE_NB


GFX output CAP (Including MLCC) 36.5




+APU_CORE



+APU_CORE_NB




+APU_CORE_NB



+VGA_CORE

+VGA_CORE

+VDDC



VGA_Core output CAP (Including MLCC 43.9)

| kABINI | 560uF*4.5m | 330uF | 22uF (0603) | 10uF (0603) | 1u (0402) | 180P (0402) |
|--------|------------|-------|----------------|----------------|--------------|----------------|
| VDD | 1 | 1 | 2 | 1 | 12 | 1 |
| VDD_NB | 1 | | 2 | 2 | 9 | 1 |

| Item | Reason for change | PG# | Modify List | Date | Phase |
|------|-------------------|-----|-------------|------|-------|
|------|-------------------|-----|-------------|------|-------|

| Item | Time (When) | Page (Where) | Location / Discription (How / What) | Request (Who) | for design change |
|------|-------------------|------------------------------|---|---------------|---------------------------|
| 1 | DVT--2013/05/03 | P32-PWR-CHARGER | PR248/Remove 10K | PWR | double count for parts |
| 2 | DVT--2013/05/03 | P33-PWR-3VALW/5VALW | PR337 PR357/change to 107K 150K | PWR | For 3/5 V OCP Setting |
| 3 | DVT--2013/05/03 | P34-PWR-+1.5VP/0.75VSP | PR158/ change to 15K | PWR | For 1.5 V OCP Setting |
| 4 | DVT--2013/05/03 | P34-PWR-+1.5VP/0.75VSP | PC157 / change to 220U | PWR | for design change |
| 5 | DVT--2013/05/03 | P34-PWR-+1.5VP/0.75VSP | PL152 / change PN | PWR | Common with PL401(1UH) |
| 6 | DVT--2013/05/03 | P35-PWR_+1.8VALWP/+0.95VALWP | PR405 /Remove 10K | PWR | EC pull low 10k |
| 7 | DVT--2013/05/03 | P36-PWR-CPU_CORE/VDDNBP | PQ504 PQ508 / Remove TPCA8059 | PWR | For 15W APU |
| 8 | DVT--2013/05/07 | P38-PWR-PROCESSOR DECOUPLING | PC1044,PC1045,PC1046,PC1047,PC1048,PC1049,PC1050,PC1051,PC1052,PC1053,PC1054,PC1055,PC1056,PC1057,PC1058,PC1059,PC1060,PC1061,PC1062,PC1063,PC1064,PC1065,PC1066,PC1067,PC1068,PC1069, PC1076, PC1077,PC1078,PC1079 | PWR | Remove VGA MLCC |
| 9 | DVT--2013/05/07 | P38-PWR-PROCESSOR DECOUPLING | PC1040,PC1041,PC1042,PC1043 | PWR | Remove VGA MLCC |
| 10 | PVT--2013/06/10 | P38-PWR-PROCESSOR DECOUPLING | PC1006/add 1U | PWR | for APU Transient test |
| 11 | PVT--2013/06/10 | P38-PWR-PROCESSOR DECOUPLING | PC1001,PC1002/change 22U | PWR | for APU Transient test |
| 12 | PVT--2013/06/10 | P38-PWR-PROCESSOR DECOUPLING | PC1101/change 330U | PWR | for APU Transient test |
| 13 | PVT--2013/06/10 | P35-PWR_+1.8VALWP/+0.95VALWP | PC412/add 22U | PWR | for 0.95v Ripple |
| 14 | PVT--2013/06/10 | P33-PWR-3VALW/5VALW | PC353 / change to 150U | PWR | for 3/5V design change |
| 15 | PVT--2013/06/10 | P33-PWR-3VALW/5VALW | PC354 / change to 100U | PWR | for 3/5V design change |
| 16 | PVT--2013/06/10 | P33-PWR-3VALW/5VALW | PC343/ add 4.7U | PWR | for 3/5V design change |
| 17 | PVT--2013/06/10 | P36-PWR-CPU_CORE/VDDNBP | PC540 PC555/ change to 0.1U | PWR | for APU Transient test |
| 18 | PVT--2013/06/17 | P33-PWR-3VALW/5VALW | PR337/change to 154K | PWR | for 3V OCP Setting |
| 19 | PVT--2013/06/17 | P36-PWR-CPU_CORE/VDDNBP | PC538,PC552/ change to SE071101J80 | PWR | SE068101K80 - X1 Code |
| 20 | PreMP--2013/07/15 | P38-PWR-PROCESSOR DECOUPLING | PC1005 PC1007/change 22U | PWR | for APU_NB Transient test |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

| | | | | | |
|---|------------|------------------------|------------|--------------------------|----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2013/05/15 | Deciphered Date | 2015/09/27 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | PIR (PWR) | |
| Size | Custom | Document Number | ZRMAE | Rev | 1.0 |
| Date | | Tuesday, July 16, 2013 | | Sheet | 39 of 40 |

HW PIR (Product Improve Record)

ZEMAE LA-A551P SCHEMATIC CHANGE
LIST
REVISION CHANGE: 0.1 to 0.2

| NO. | DATE | PAGE | MODIFICATION LIST | PURPOSE |
|-----|-------|------------|---|-----------------------|
| 1. | 05/29 | P24. | Delete RR2,RR3,RR7,RR6,RR12,RB7 for USB trace. | Part conut reduce |
| 2. | 05/29 | P24. | Change CR13 to 0603. | HW4 Common design |
| 3. | 05/29 | P24. | Delete SLP_CHG_CB0 & SLLP_CHG_CB1 from APU. | Reduce reserve |
| 4. | 05/29 | P24,27,28. | EC_CHG_CB2(GPIO1A) move to GPIO12 ` ADD NUM_LED#(JKB5.1 to JUB1.36) | Design change |
| 5. | 05/30 | P08. | Add QC2 and connect HDMI_HDP_N to HDMI_HDP. | For HDMI utility |
| 6. | 05/30 | P08. | Delete T24,T25,T27 | For RTC issue |
| 7. | 05/30 | P08. | Add RC3 15K pull down and reserve RC12,RC16,RC17 pull +3VALW_APU and RC5,RC11 pull gnd. | For RTC issue |
| 8. | 06/03 | P24. | Change CR3&CR2 47u 0805 to CR6&CR10 and CR4&CR5 22u 0603 | For hight limit |
| 9. | 06/03 | P10. | Change CD43 from 47u 0805 to CD43&CD44 22u*2 0603 | For hight limit |
| 10. | 06/03 | P09. | Change CC14 from 47u 0805 to CC14&CC16 22u*2 0603 | For hight limit |
| 11. | 06/07 | P22. | Reserve varistor DL14 for LANGND to DGND | For ESD request |
| 12. | 06/07 | P22. | Add diode DL5 for LANGND to DGND | For ESD request |
| 13. | 06/07 | P26. | Remove RA18 and RA24 | Remove reserve 0 ohm |
| 14. | 06/07 | P25. | Add C18 0.1uF 0402 on +USB_VCCC close to JSB5 | For EMI request |
| 15. | 06/10 | P20. | Change C17 form 1500P to 0.015uF | For LCD sequence |
| 16. | 06/10 | P25. | Remove 0ohm for 14 and 15 and add LR10 and LR9 | For part count reduce |
| 17. | 06/11 | P26. | Change LA7 and LA6 form 0402 to 0603 size | For EMI request |
| 18. | 06/11 | P25. | Swap LR7/LR8 pin1&4 and pin3&2 | For layout smooth |
| 19. | 06/11 | P24. | Add test point for S&C IC T10&T11&T24 | For NPI debug |
| 20. | 06/13 | P28. | Change H4&H5 form H_3P3 to H_3P2 | For ME limite |
| 21. | 06/14 | P21. | Colay RY4,RY5,RY6,RY7,RY8,RY9,RY10,RY11 with HDMI chock | For EMI request |

ZEMAE LA-A551P SCHEMATIC CHANGE
LIST
REVISION CHANGE: 0.2 to 1.0

| NO. | DATE | PAGE | MODIFICATION LIST | PURPOSE |
|-----|-------|------|--|----------------------|
| 1. | 07/05 | A11 | Change R2,R130,RC116,RC117,RC119,RC120,R106,RA22,RA25,RA1,RA21,LA8 to shortpad | MP Part reduce |
| 2. | 07/05 | P28 | Delete SW5 | Remove debug part |
| 3. | 07/05 | P29 | Reserve QC1B | Remove non-used part |
| 4. | 07/05 | P06 | Add APU_CRT_R/G/B pull 75ohm to GND | For disable CRT |
| 5. | 07/05 | P08 | Change CC31 form 10P to 8PF | XTRAL PPM fine tune |
| 6. | 07/08 | P28 | Change H20 screw hole to 2.7mm from 2.8mm | ME change |
| 7. | 07/08 | P08 | Add RC11 15K pull GND | AMD request |
| 8. | 07/08 | P26 | Change LA8 shortpad form 0402 to 0603 | EMI request |
| 9. | 07/11 | P28 | Change C24 100pF cap to D32 100p varistor | ESD request |
| 10. | 07/15 | P24 | Update PCB footprint | DFB request |

| | | |
|--------|------------------------|----------------|
| Title | | |
| HW PIR | | |
| Size | Document Number | Rev |
| B | LA-A551P | 1.0 |
| Date: | Tuesday, July 16, 2013 | Sheet 40 of 40 |