


HM72-CP Block Diagram



Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

PCIE Routing




LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2

USB Table


Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader


<Variant Name>

緯創資通Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Table of Content		
Size	Document Number	Rev
A3	HM72-CP	-1M
Date:	Friday, March 12, 2010	Sheet 2 of 67



FSC	0	1
SPEED	133MHz (Default)	100MHz





2ND = 62.10055.321

62.10053.561

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (1/7)

Size

Document Number


HM72-CP

Rev

-1M

Date: Friday, March 12, 2010

Sheet 4 of 67



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (2/7)Size
A3

Document Number


HM72-CPU

Rev

-1M

Date: Friday, March 12, 2010

Sheet 5 of 67



62.10053.561

2ND = 62.10055.321

62.10053.561

2ND = 62.10055.321

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (3/7)

Size

Document Number

HM72-CP

Rev



-1M

Date: Friday, March 12, 2010

Sheet 6 of 67

PROCESSOR CORE POWER

52A



2ND = 62.10055.321


62.10053.561

CLARKSFIELD

POWER


CLARKSFIELD

CLARKSFIELD




The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarksfield VTT=1.1V



<Variant Name>



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (5/7)

Size

Document Number	
-----------------	--

HM72-CP

Date: Friday, March 12, 2010

Sheet 8 of

Rev

-1M

CPU11

9 OF 9

CPU1H

8 OF 9

CLARKSFIELD

VSS

CLARKUNF

2ND = 62.10055.321

62.10053.561

CLARKSFIELD

VSS

NCTF

NCTF TEST PIN:
A35,AT1,AT35,B1,A3,A33,A34,
AP1,AP35,AR1,AR35,AT2,AT3,
AT33,AT34,C1,C35,B35VSS_NCTF
VSS_NCTF
VSS_NCTFVSS_NCTF#A35
VSS_NCTF#AT1
VSS_NCTF#AT35
VSS_NCTF#B1
RSVD_NCTF#A3
RSVD_NCTF#A33
RSVD_NCTF#A34
RSVD_NCTF#AP1
RSVD_NCTF#AP35
RSVD_NCTF#AR1
RSVD_NCTF#AR35
RSVD_NCTF#AT2
RSVD_NCTF#AT3
RSVD_NCTF#AT33
RSVD_NCTF#AT34
RSVD_NCTF#C1
RSVD_NCTF#C35
RSVD_NCTF#B35AR34
B34
B2
A35
AT1
AT35
B1
A33
A34
AP1
AP35
AR1
AR35
AT2
AT3
AT33
AT34
C1
C35
B35TP78 AFTE14P-GP
TP98 AFTE14P-GP
TP83 AFTE14P-GP
TP53 AFTE14P-GP

CLARKUNF

2ND = 62.10055.321

62.10053.561

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (6/7)

Size
A3

Document Number

HM72-CP




Rev

-1M

Date: Friday, March 12, 2010

Sheet 9 of 67

SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor



CPU1E

CLARKFIELD

RESERVED

CLARKKUNF

2ND = 62.10055.321

62.10053.561

RSVD#AJ13
RSVD#AJ12
RSVD#AH25
RSVD#AK26
RSVD#AL26
RSVD#NCTF_37
RSVD#AJ26
RSVD#AJ27

RSVD#AL28
RSVD#AL29
RSVD#AP30
RSVD#AP32
RSVD#AL27
RSVD#AT31
RSVD#AT32
RSVD#AP33
RSVD#AR33





RSVD#AR32
RSVD_TP#E15
RSVD_TP#F15
KEY
RSVD#D15
RSVD#C15
RSVD#AJ15
RSVD#AH15

SA_CK2
SA_CK#2
SA_CKE2
SA_CS#2
SA_ODT2
SA_CK3
SA_CK#3
SA_CKE3
SA_CS#3
SA_ODT3

SB_CK2
SB_CK#2
SB_CKE2
SB_CS#2
SB_ODT2
SB_CK3
SB_CK#3
SB_CKE3
SB_CS#3
SB_ODT3

VSS AP34 RSV VSS 1 R139 2 0R0402-PAD

VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.





PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port


CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.

<Variant Name>




INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs

Integrated VccSua1_05,VccSua1_5,VccCL1_5	
INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable







1D5V_S0 1 R549 10KR2J-3-GP
This signal has a weak internal pull down.
On Die PLL VR is supplied by 1.5V when
sampled high, 1.8 V when sampled low.




SPI_CS0#, SPI_MISO, SPI_MOSI, SPI_CLK:
No series resistor required if routing length is 1.5"-6.5"

SPI_MOSI Enable iTPM: Connect to Vcc3_3 with
8.2-kΩ weak pull-up resistor.
Disable iTPM: Left floating, no
pull-down required







Title			
PCH (2/9)			
Size A3	Document Number	Rev	
	HM72-CP	-1M	
Date:	Friday, March 12, 2010	Sheet 12 of	67



<Variant Name>




UMA_PX




UMA_PX




UMA PX





UMA PX

















**These pins are left as NC,
because the function is disable.**



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI



**These pins are left as NC,
because the function is disable.**




Al6 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default

DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.




```
Danbury Technology:
Disabled when Low.
Enable when High.
```



USB

Pair	Device
<i>0</i>	<i>USB3</i>
<i>1</i>	<i>USB2</i>
<i>2</i>	<i>USB4</i>
<i>3</i>	<i>MINICARD1</i>
<i>4</i>	<i>WECAM</i>
<i>5</i>	<i>NC</i>
<i>6</i>	<i>NC</i>
<i>7</i>	<i>NC</i>
<i>8</i>	<i>NC</i>
<i>9</i>	<i>USB1(HS)</i>
<i>10</i>	<i>NC</i>
<i>11</i>	<i>Blue Tooth</i>
<i>12</i>	<i>MINIC2</i>
<i>13</i>	<i>Cardreader</i>












<Variant Names>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
PCH (5/9)			
Size A3	Document Number		Rev
	HM72-CP		-1M
Date:	Friday, March 12, 2010	Sheet 15 of	67

GPIO8 has a weak[20K] internal pull down.
No need to have external pull up/down.
GPIO 15 pin is set to low at reset.
Low : ME Crypto TLS with no confidentiality
High : ME Crypto TLS with confidentiality

GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.







PCH1H		8 OF 10	
AB16	VSS		
AA19	VSS		AK30
AA20	VSS		AK31
AA22	VSS		AK32
AM19	VSS		AK34
AA24	VSS		AK35
AA26	VSS		AK38
AA28	VSS		AK43
AA30	VSS		AK46
AA31	VSS		AK49
AA32	VSS		AK5
AB11	VSS		AK6
AB15	VSS		AL2
AB23	VSS		AL52
AB30	VSS		AM11
AB31	VSS		BB44
AB32	VSS		AD24
AB39	VSS		AM20
AB43	VSS		AM22
AB47	VSS		AM24
AB5	VSS		AM26
AB8	VSS		AM28
AC2	VSS		BA42
AC52	VSS		AM30
AD11	VSS		AM31
AD12	VSS		AM32
AD16	VSS		AM34
AD23	VSS		AM35
AD30	VSS		AM38
AD31	VSS		AM39
AD32	VSS		AM42
AD34	VSS		AU20
AU22	VSS		AM46
AD42	VSS		AV22
AD46	VSS		AM49
AD49	VSS		AM7
AD7	VSS		AA50
AE2	VSS		BB10
AE4	VSS		AN32
AF12	VSS		AN50
Y13	VSS		AN52
AH49	VSS		AP12
AU4	VSS		AP42
AF35	VSS		AP46
AP13	VSS		AP49
AN34	VSS		AP5
AF45	VSS		AP8
AF46	VSS		AR2
AF49	VSS		AR52
AF5	VSS		AT11
AF8	VSS		BA12
AG2	VSS		AH48
AG52	VSS		AT32
AH11	VSS		AT36
AH15	VSS		AT41
AH16	VSS		AT47
AH24	VSS		AT7
AH32	VSS		AV12
AV18	VSS		AV16
AH43	VSS		AV20
AH47	VSS		AV24
AH7	VSS		AV30
AJ19	VSS		AV34
AJ2	VSS		AV38
AJ20	VSS		AV42
AJ22	VSS		AV46
AJ23	VSS		AV49
AJ26	VSS		AV5
AJ28	VSS		AV8
AJ32	VSS		AW14
AJ34	VSS		AW18
AT5	VSS		AW2
AJ4	VSS		BE9
AK12	VSS		AW32
AM41	VSS		AW36
AN19	VSS		AW40
AK26	VSS		AW52
AK22	VSS		AY11
AK23	VSS		G44
AK28	VSS		AY43
			AY47

IBEXPEAK-M-GP-NF



AY7	VSS		H49
B11	VSS		H5
B15	VSS		J24
B19	VSS		K11
B23	VSS		K43
B31	VSS		K47
B35	VSS		K7
B39	VSS		L14
B43	VSS		L18
B47	VSS		L2
B7	VSS		L22
BC12	VSS		L32
BB12	VSS		L36
BB16	VSS		L40
BB20	VSS		L52
BB24	VSS		M12
BB30	VSS		M16
BB34	VSS		M20
BB38	VSS		M28
BB42	VSS		M34
BB49	VSS		M38
BB5	VSS		M42
BC10	VSS		M46
BC14	VSS		M49
BC18	VSS		M5
BC2	VSS		M8
BC22	VSS		N24
BC32	VSS		P11
BC36	VSS		AD15
BC40	VSS		P22
BC44	VSS		P30
BC52	VSS		P32
BD48	VSS		P34
BD49	VSS		P42
BD5	VSS		P45
BE12	VSS		P47
BE16	VSS		R2
BE20	VSS		R52
BE24	VSS		T12
BE30	VSS		T41
BE34	VSS		T46
BE38	VSS		T49
BE42	VSS		T5
BE46	VSS		T8
BE48	VSS		U30
BE50	VSS		U31
BE6	VSS		U32
BE7	VSS		U34
BE8	VSS		P38
BF3	VSS		V11
BF49	VSS		P16
BF51	VSS		V19
BG18	VSS		V20
BG24	VSS		V22
BG4	VSS		V30
BG50	VSS		V31
BH11	VSS		V32
BH15	VSS		V34
BH19	VSS		V35
BH23	VSS		V38
BH31	VSS		V43
BH35	VSS		V45
BH39	VSS		V46
BH43	VSS		V47
BH47	VSS		V49
BH7	VSS		V5
C12	VSS		V7
C50	VSS		V8
D51	VSS		W2
E12	VSS		W52
E16	VSS		Y11
E20	VSS		Y12
E24	VSS		Y15
E30	VSS		Y19
E34	VSS		Y23
E38	VSS		Y28
E42	VSS		Y30
E46	VSS		Y31
E48	VSS		Y32
E6	VSS		Y38
E8	VSS		Y43
F49	VSS		Y46
F5	VSS		P49
G10	VSS		Y5
G14	VSS		Y6
G18	VSS		Y8
G2	VSS		P24
G22	VSS		T43
G32	VSS		AD51
G36	VSS		AT8
G40	VSS		AD47
G44	VSS		Y47
G52	VSS		AT12
AF39	VSS		AM6
H16	VSS		AT13
H20	VSS		AM5
H30	VSS		AK45
H34	VSS		AK39
H38	VSS		AV14
H42	VSS		

IBEXPEAK-M-GP-NF




<Variant Name>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
PCH (9/9)		
Size	Document Number	Rev
A3	HM72-CP	-1M
Date:	Friday, March 12, 2010	Sheet 19 of 67




Layout Note:
Place these Caps near
SO-DIMMA.



Title			
DDRIII Socket DM1			
Size	Document Number	Rev	
Custom	HM72-CP	-1M	
Date:	Friday, March 12, 2010	Sheet	20 of 67

-1M



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SB 1120

REVERSE TYPE

H = 4mm

62.10017.W11
2ND = 62.10017.V51

SODIMM B DECOUPLING


<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title			
DDRIII Socket DM2			
Size	Document Number	Rev	
Custom	HM72-CP	-1M	
Date:	Friday, March 12, 2010	Sheet 21 of	67



QUAD QUAD QUAD QUAD









FUNCTION TABLE		
SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMSn+ TMDSn- = ATMSn- TMDSCLK+ = ATMSCLK+ TMDSCLK- = ATMSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-



E	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

LCD / INVERTER / CCD CONN




<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

LCD CONN			
Size	Document Number	Rev	-1M
HM72-CP			
Date: Friday, March 12, 2010	Sheet	24	of 67


Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:

* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

CRT I/F & CONNECTOR



L=>B0 -DIS
H=>B1 -UMA

15,23,24,26 dGPU_SELECT#

For DIS CRT

59,62 NV_CRT_HSYNC


59,62 NV_CRT_VSYNC

26 dGPU_SELECT
14 PCH_HSYNC


For UMA CRT

14 PCH_VSYNC

Rayne & Wayne level shift




DDC_CLK & DATA level shift





SATA Connector



<Variant Name>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD CONN			
Size	Document Number		Rev
	HM72-CP		-1M
Date:	Friday, March 12, 2010	Sheet 27 of	67

D




A

A

-1M

Sheet	28	of	67
-------	----	----	----

BLUETOOTH MODULE



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number

Rev

HM72-CP

-1M

Date: Friday, March 12, 2010

Sheet 29 of 67



Title

BCM57780

Size	
Custom	

Document Number

HM72-CP




Rev	-1M
-----	-----


Date: Friday, March 12, 2010

Sheet 31 of


67

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.





AUDIO OP AMPLIFIER



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO AMP

Size

Document Number

HM72-CP

Rev



-1M

Date: Friday, March 12, 2010


Sheet 34 of 67

Internal Mic



Internal Speaker



LINE OUT



MIC IN



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO jack

Size

Document Number

HM72-CP


Rev

-1M

Date: Friday, March 12, 2010


Sheet 35 of 67

<Variant Name>


		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cardreader			
Size	Document Number		Rev
	HM72-CP		-1M
Date: Friday, March 12, 2010		Sheet	36 of 67

Mini Card Connector(WLAN)


Support debug-card




Place near MINI1



Mini Card Connector(Robson2 and 3G)



Place near MINIC2



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINI CARD

Size
A3

Document Number




HM72-CP

Rev

-1M

Date: Friday, March 12, 2010


Sheet 37 of 67





EC BIOS Flash ROM

for ENE FAE suggest, SPICS# is push-pull pin,
don't need to pull high


1021 -SB
base on FAE Kevin discuss with KBC



System BIOS Flash ROM



GOLDEN FINGER FOR DEBUG BOARD



Pre Madison Hynix PX

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BIOS

Size Document Number

HM72-CP





Rev

-1M

Date: Friday, March 12, 2010

Sheet 40 of 67


TOUCH PAD



<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Touch PAD and FP			
Size	Document Number		Rev
	HM72-CP		-1M
Date:	Friday, March 12, 2010	Sheet 41 of 67	


LED






FRONT_PWRLED# Q 1 R340 330R2F-GP
STDBY_LED# Q 1 R343 330R2F-GP
DC_BATFULL# Q 1 R341 330R2F-GP
CHARGE_LED# Q 1 R344 330R2F-GP

FRONT_PWRLED# Q 1 DY EC22 SCD1U10V2KX-4GP
CHARGE_LED# Q 1 DY EC25 SCD1U10V2KX-4GP
STDBY_LED# Q 1 DY EC24 SCD1U10V2KX-4GP
DC_BATFULL# Q 1 DY EC23 SCD1U10V2KX-4GP

-1 0107



-1 0104



SATA_LED# EC34 2 DY SC220P50V2JN-3GP
KBC_PWRBTN# 1 EC33 DY SC220P50V2JN-3GP
WLAN_LED# 1 EC35 DY SC220P50V2JN-3GP
FRONT_PWRLED EC36 DY SC220P50V2JN-3GP

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED&POWERBD CONN

Size

Document Number

HM72-CP

Rev



-1M

Date: Friday, March 12, 2010

Sheet 42 of 67

Aux Power

3D3V_AUX_S5






<Variant Name>




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Power Block Diagram			
Size	Document Number		Rev
	HM72-CP		-1M
Date:	Friday, March 12, 2010	Sheet 44 of	67





JV72-CP

JV72-CP

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RT8223 5V/3D3V

Size

Document Number


HM72-CP

Rev

Date: Friday, March 12, 2010

Sheet 47 of 67


-1M




$$V_{out} = 0.75V * (R1 + R2) / R2$$

Cherry 1014

1.8V_S0 1.8V 1A Regulator



RT9026 for 0D75V_S3





Iomax=1.2A
OCP>1.8A

JV72-CP

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
RT8015A for 1D8V/RT9026 0D75			
Size	Document Number		Rev
	HM72-CP		-1M
Date: Friday, March 12, 2010	Sheet 50	of 67	





of	67
----	----

RT8208B for VGA



MADSION PRO

	I/O	Inter Pull Low	GPIO TABLE
NVVDD_ALTV0	O	YES	GPU VOLTAGE L: 1.00V GPU VOLTAGE H: 0.90V

PARK XT

	I/O	Inter Pull Low	GPIO TABLE
NVVDD_ALTV0	O	YES	GPU VOLTAGE L: 1.12V GPU VOLTAGE H: 0.90V

Park==>R718=33K (64.33025.6DL)
Madison==>R718=71.5K (64.71525.6DL)


NVVDD_ALTV1	NVVDD_ALTV0	+VGA_CORE
H	L	1.12V or 1V OUT=[R400+(R402//R718)]/(R402//R718)
H	H	0.9V OUT=(R400+R402)/R402

M09H1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	RT8209E VGA CORE		
Size A3	Document Number	Rev	
Date: Friday, March 12, 2010	Sheet 53	of	67
HM72-CP			

Adaptor in to generate DC5AT0U1



BATTERY CONNECTOR



Pin NO	Symbol
1	GND
2	GND
3	SMD
4	SMC
5	TS
6	B/I
7	BT+
8	BT+

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AD/BATT CONN

Size

Document Number


HM72-CP

Rev



-1M

Date: Friday, March 12, 2010


Sheet 54 of 67




+3VS to 3.3V_DELAY Transfer





RT9025 for 1V_VGA






G9661 for 1D8V_VGA












STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
TX_FWRS_ENB (Internal PD)	GPIO0	PCIe FULL TX OUTPUT SWING Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	X
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	X
RESERVED	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RESERVED	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
VIP_DEVICE_STRAP_ENA (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
RSVD	V2SYNC		0
RSVD	H2SYNC		0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI	X X

AMD RESERVED CONFIGURATION STRAPS					
ALLOW FOR FILLUP DATA FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET					
H2SYNC, GENERICCC, GPIO2, GPIO21					
If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1			
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13]	
V	128MB	x000	ST Microelectronics	M25P05A	0100
	256MB	x001		M25P10A	0101
	64MB	x010		M25P20	0101
	32MB	x		M25P40	0101
	512MB	x		M25P80	0101
	1GB	x			
	2GB	x	Chingis (formerly PMC)	Fm25LV512A	0100
	4GB	x		Fm25LV010A	0101



Designator	For M97-M2	For Mannhatton
R_MEM_1	10K	10K
R_MEM_2	40R/Short	680R
R_MEM_3	DY	DY
C_MEM	2.2nF	68pF

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Madison Memory / Straps
-------	--------------------------------

Size	Document Number	Rev
------	-----------------	-----



Title			
VRAM(1/4)			
Size A3	Document Number		Rev
	HM72-CP		-1M
Date:	Friday, March 12, 2010	Sheet 63 of 67	



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(2/4)			
Size A3	Document Number		Rev
	HM72-CP		-1M
Date:	Friday, March 12, 2010	Sheet 64 of 67	

```
SAMSUNG: 72.41164.H0U
HYNIX:   72.51G63.C0U
```




1D5_VGA

R419
1K05R2F-GP
DIS_PX

MAB_VREF12

R417
1K05R2F-GP
DIS_PX

C530
SCD01U50V2KX-1GP
DIS_PX

Title			
VRAM(3/4)			
Size A3	Document Number		Rev -1M
HM72-CP			
Date: Friday, March 12, 2010	Sheet	65 of	67

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Modify History

Size

Document Number

Rev

Date: Friday, March 12, 2010

Sheet 67 of 67

HM72-CP

-1M