


# JE70-CP Block Diagram

www.laptopblue.vn

Project Id : 91.4HN01.001  
PCB P/N : 48.4HN01.0SD  
REVISION : 09923\_-1M



SYSTEM DC/DC RT8223	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5 47
SYSTEM DC/DC RT8209E	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 48
SYSTEM DC/DC RT8209B	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 49
SYSTEM DC/DC TPS51611	
INPUTS	OUTPUTS
DCBATOUT	GFX_CORE 52
CPU DC/DC TPS51621	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 45,46
MAXIM CHARGER BQ24745	
INPUTS	OUTPUTS
DCBATOUT	BT+ 51

PCB STACKUP

TOP	_____
GND	=====
S	=====
S	=====
GND	=====
BOTTOM	_____

Pre UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3 Document Number: **JE70-CP** Rev: **-1M**

Date: Tuesday, February 02, 2010 Sheet 1 of 67

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

## PCIE Routing

LANE1	LAN
LANE2	MiniCard1
LANE3	MiniCard2



## USB Table


Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	Touch Panel
6	NC
7	NC
8	NC
9	USB1(HS)
10	Finger Print
11	Blue Tooth
12	MINIC2
13	Cardreader

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

Pre UMA


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Table of Content		
Size A3	Document Number JE70-CP	Rev -1M
Date: Tuesday, February 02, 2010	Sheet 2 of	67





2ND = 62.10055.321

62.10053.561




Pre UMA





Pre UMA



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (5/7)**

Size

Document Number
-----------------

**JE70-CP**

Date: Tuesday, February 02, 2010

Sheet 8 of 67

Rev



CPU11

9 OF 9

CPU1H

8 OF 9

CLARKSFIELD

VSS

CLARKUNF

2ND = 62.10055.321

62.10053.561

CLARKSFIELD

VSS

NCTF

NCTF TEST PIN:  
A35,AT1,AT35,B1,A3,A33,A34,  
AP1,AP35,AR1,AR35,AT2,AT3,  
AT33,AT34,C1,C35,B35VSS\_NCTF  
VSS\_NCTF  
VSS\_NCTFVSS\_NCTF#A35  
VSS\_NCTF#AT1  
VSS\_NCTF#AT35  
VSS\_NCTF#B1  
RSVD\_NCTF#A3  
RSVD\_NCTF#A33  
RSVD\_NCTF#A34  
RSVD\_NCTF#AP1  
RSVD\_NCTF#AP35  
RSVD\_NCTF#AR1  
RSVD\_NCTF#AR35  
RSVD\_NCTF#AT2  
RSVD\_NCTF#AT3  
RSVD\_NCTF#AT33  
RSVD\_NCTF#AT34  
RSVD\_NCTF#C1  
RSVD\_NCTF#C35  
RSVD\_NCTF#B35AR34  
B34  
B2  
A35  
AT1  
AT35  
B1  
A33  
A34  
AP1  
AP35  
AR1  
AR35  
AT2  
AT3  
AT33  
AT34  
C1  
C35  
B35TP78 AFTE14P-GP  
TP98 AFTE14P-GP  
TP83 AFTE14P-GP  
TP53 AFTE14P-GP

CLARKUNF

2ND = 62.10055.321

62.10053.561

Pre UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (6/7)

Size  
A3

Document Number

JE70-CP

Rev




-1M

Date: Tuesday, February 02, 2010

Sheet 9 of 67

20 M\_VREF\_DQ\_DIMM0 <<< 1 RN33 4 H RSVD9\_R  
 21 M\_VREF\_DQ\_DIMM1 <<< 2 3 H RSVD10\_R

Do Not Stuff (GP)



2ND = 62.10055.321

**62.10053.561**

**CLARKSFIELD**

RESERVED

SA 1013



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 : Normal Operation 0 : Lane Numbers Reversed 15 -> 0, 14 -> 1, ...


CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	<p>Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.</p> <p>Note: Only temporary for early CFD sample (rPGA/VGA) [For details please refer to the WW33 MoW and sighting report].</p> <p>For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.</p>



1D5V\_S0 1 R549 ACZ\_SYNC  
DY  
Do Not Stuff


This signal has a weak internal pull down.  
On Die PLL VR is supplied by 1.5V when  
sampled high, 1.8 V when sampled low.





**SPI\_MOSI** Enable iTPM: Connect to Vcc3\_3 with  
8.2-kΩ weak pull-up resistor.  
Disable iTPM: Left floating, no  
pull-down required

3D3V\_S0  
R219  
Do Not Stuff  
SPI\_MOSI\_R

When unused all JTAG pins may be NC






SPI\_CS0#, SPI\_MISO, SPI\_MOSI, SPI\_CLK:  
No series resistor required if routing length is 1.5"-6.5"



INTVRMEN- Integrated SUS  
1.1V VRM Enable  
High - Enable internal VRs

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable









PCIECLKRQ{1,2} should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).



















These pins are left as NC,  
because the function is disable.



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
1	0	Reserved
0	1	PCI
1	1	SPI

40 PCLK\_FWH  
12 CLK\_PCI\_FB  
39 CLK\_PCI\_KBC



These pins are left as NC,  
because the function is disable.

DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.



NV\_CLE

Danbury Technology:  
Disabled when Low.  
Enable when High.

NV\_ALE

## USB

Pair	Device
0	USB3
1	USB2
2	USB4
3	MINICARD1
4	WECAM
5	NC
6	NC
7	NC
8	NC
9	USB1(HS)
10	NC
11	Blue Tooth
12	MINIC2
13	Cardreader



A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default




Pre UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

PCH (5/9)		
Size A3	Document Number	Rev
	JE70-CP	-1M
Date: Tuesday, February 02, 2010	Sheet 15 of 67	





GPIO27 has a weak[20K] internal pull up.  
To enable on-die PLL Voltage regulator,  
should not place external pull down.











Pre UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
PCH ( 9/9 )			
Size	Document Number	Rev	
A3	JE70-CP	-1M	
Date:	Tuesday, February 02, 2010	Sheet	19 of 67

If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA2  
SO-DIMMA TS Address is 0x32



DM7	197	SODIMM0_1_SMB_DATA_R
SDA	200	SODIMM0_1_SMB_DATA_R
SCL	202	SODIMM0_1_SMB_CLK_R
	400	TS#_DIMM0_R267_4_0P0402-PAD_...




M A DQ6	16	DQ5
M A DQ7	18	DQ6
M A DQ8	21	DQ7
M A DQ9	23	DQ8
M A DQ10	25	DQ9

**Layout Note:**  
Place these Caps near  
SO-DIMMA.



Pre UMA			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size		DDRIII Socket DM1	
Custom	Document Number	JE70-CP	
Date:	Tuesday, February 02, 2010	Sheet	20 of 67
		Rev -1M	



**Note:**  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34

$$\overline{\text{SB}} \quad \overline{1120}$$

REVERSE TYPE

H = 4mm  
DDR3-204P-97-GP  
62.10017.W11  
2ND = 62.10017.V51

Pre UMA

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.










Title			
<b>DDRIII Socket DM2</b>			
Size Custom	Document Number		Rev
	<b>JE70-CP</b>		<b>-1M</b>
Date:	Tuesday, February 02, 2010	Sheet 21 of	67







# LCD/INVERTER/CCD CONN



Pre UMA


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

LCD CONN			
Size	Document Number	JE70-CP	
Date	Tuesday, February 02, 2010	Sheet	24 of 67



141 Ferris bead impedance: 10 ohm@100MHz

Place these resistors  
close to the CRT-out  
connector





***Layout Note:***


*\* Must be a ground return path between this ground and the ground on the VGA connector.*

*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.*

## ***CRT I/F & CONNECTOR***



### DDC\_CLK & DATA level shift



Pre UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CRT CONN**





**JE70-CP**

Rev	-1M
-----	-----


Date: Tuesday, February 02, 2010

Sheet

67



SATA Connector




Pre UMA

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>HDD CONN</b>			
Size	Document Number		Rev
	<b>JE70-CP</b>		-1M
Date:	Tuesday, February 02, 2010	Sheet	27 of 67



## BLUETOOTH MODULE



Pre UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

BLUETOOTH

Size

Document Number


Rev

JE70-CP

-1M

Date: Tuesday, February 02, 2010

Sheet 29 of 67



Pre UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB CONN

Size

Document Number

JE70-CP

Rev

-1M

Date: Tuesday, February 02, 2010

Sheet 30 of 67



Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page				

**BCM57780**

Size	Custom
------	--------

Document Number

**JE70-CP**




Rev  
-1M

Date: Tuesday, February 02, 2010

Sheet 31 of


67

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.




Pre UMA





# AUDIO OP AMPLIFIER



Pre UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**AUDIO AMP**

Size

Document Number

**JE70-CP**

Rev


**-1M**

Date: Tuesday, February 02, 2010


Sheet 34 of 67

## Internal Mic




## Internal Speaker



## LINE OUT



## MIC IN



Pre UMA

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**AUDIO jack**

Size

Document Number

**JE70-CP**


Rev

**-1M**

Date: Tuesday, February 02, 2010


Sheet 35 of 67

Pre UMA


		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Cardreader			
Size	Document Number		Rev
	JE70-CP		-1M
Date: Tuesday, February 02, 2010		Sheet	36 of 67

# Mini Card Connector(WLAN)


## Support debug-card




Place near MINI1



# Mini Card Connector(Robson2 and 3G)



Place near MINIC2



Pre UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**MINI CARD**

Size

Document Number


**JE70-CP**

Rev

**-1M**

Date: Tuesday, February 02, 2010

Sheet 37 of 67



Pre UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

### ***Thermal/Fan Connector***






Size	Document Number
------	-----------------

**JE70-CP**




Rev	-1 M
-----	------

Date: Wednesday, February 03, 2010

Sheet 38 of 67



Prevent BIOS data loss solution  
1019 -SB



## EC BIOS Flash ROM

for ENE FAE suggest, SPICS# is push-pull pin,  
don't need to pull high

base on FAE Kevin discuss with KBC



1021 -SB

72.25105.A01


2nd = 72.25010.101

128KB

## System BIOS Flash ROM



## GOLDEN FINGER FOR DEBUG BOARD



Pre UMA

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

BIOS

Size

Document Number

JE70-CP

Rev

-1M

Date: Tuesday, February 02, 2010

Sheet




40

of


67



# TOUCH PAD




Pre UMA






FRONT\_PWRLED# Q 1 R340 330R2F-GP  
STDBY\_LED# Q 1 R343 330R2F-GP  
DC\_BATFULL# Q 1 R341 330R2F-GP  
CHARGE\_LED# Q 1 R344 330R2F-GP

FRONT\_PWRLED# Q 1 DY EC22 Do Not Stuff  
CHARGE\_LED# Q 1 DY EC25 Do Not Stuff  
STDBY\_LED# Q 1 DY EC24 Do Not Stuff  
DC\_BATFULL# Q 1 DY EC23 Do Not Stuff



-1 0107




SATA\_LED# EC34 2 DY Do Not Stuff  
KBC\_PWRBTN# 1 EC33 DY Do Not Stuff  
WLAN\_LED# 1 EC35 DY Do Not Stuff  
FRONT\_PWRLED EC36 DY Do Not Stuff

Pre UMA


<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title</p> <p><b>LED&amp;POWERBD CONN</b></p>	
Size	Document Number
<p><b>JE70-CP</b></p>	
Date	Tuesday, February 02, 2010
Sheet	42 of 67
Rev	-1M

## 3D3V\_AUX\_S5




Title		
<b><i>RUN POWER and 3D3V AUX S5</i></b>		
Size	Document Number	Rev
	<b>JE70-CP</b>	<b>-1N</b>
Date: Tuesday, February 02, 2010	Sheet 43	of 67










Date: Tuesday, February 02, 2010 Sheet 47 of 67




$$V_{out} = 0.75V * (R1 + R2) / R2$$






# 1.8V\_S0 1.8V 1A Regulator



## RT9026 for 0D75V\_S3



Pre UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RT8015A for 1D8V/RT9026 0D75**

Size

Document Number

Rev


**JE70-CP**

**-1M**


Date: Tuesday, February 02, 2010

Sheet 50 of 67





## RT8208B for VGA



## MADSION PRO


	I/O	Inter Pull Low	GPIO TABLE
NVVDD_ALTV0	O	YES	GPU VOLTAGE L: 1.00V GPU VOLTAGE H: 0.90V

PARK XT


	I/O	Inter Pull Low	GPIO TABLE
NVVD_D_ALTV0	0	YES	GPU VOLTAGE L: 1.12V GPU VOLTAGE H: 0.90V

Park==>R718=33K (64.33025.6DL)  
Madison==>R718=71.5K (64.71525.6DL)

NVVDD_ALT_V1	NVVDD_ALT_V0	+VGA_CORE
H	L	1.12V or 1V OUT = $\{R400 + (R402 / R718)\} / (R402 / R718)$
H	H	0.9V OUT = $(R400 + R402) / R402$



## BATTERY CONNECTOR



Pin NO	Symbol
1	GND
2	GND
3	SMD
4	SMC
5	TS
6	B / I
7	BT+
8	BT+

Pre UMA

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**AD/BATT CONN**

Size

Document Number



**JE70-CP**

Rev




**-1M**

Date: Tuesday, February 02, 2010



Sheet 54 of 67



SB 1120




MINICARD



Pre UMA

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>EMI/Spring/Boss</b>			
Size	Document Number		Rev
	<b>JE70-CP</b>		<b>-1M</b>
Date:	Tuesday, February 02, 2010		Sheet 55 of 67





Pre UMA


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AFTE TP			
Size	Document Number		Rev
	JE70-CP		-1M
Date: Tuesday, February 02, 2010		Sheet 56 of 67	




### +3VS to 3.3V\_DELAY Transfer




### RT9025 for 1V\_VGA




### G9661 for 1D8V\_VGA




















Title			
VRAM(1/4)			
Size A3	Document Number		Rev -1M
JE70-CP			
Date: Tuesday, February 02, 2010	Sheet	63	of 67








**HYNIX: 72.51G63.C0U**







SAMSUNG: 72.41164.H0U  
HYNIX: 72.51G63.C0U


62,66 DQMB#0..7

62,66 RDQSB0..7


62,66 WDQSB0..7

62,66 MAB[0..12]

62,66 MDB[0..63]



Pre UMA




DIS\_PX

Do Not Stuff

SAMSUNG: 72.41164.H0U



HYNIX: 72.51G63.C0U

62,65 DQMB#[0..7] <<>>  
62,65 RDQSB#[0..7] <<>>  
62,65 WDQSB#[0..7] <<>>  
62,65 MAB#[0..12] <<>>  
62,65 MDB#[0..63] <<>>



DIS\_PX

Do Not Stuff




Pre UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
VRAM(4/4)			
Size	Document Number	Rev	
A3	JE70-CP	-1M	
Date:	Tuesday, February 02, 2010	Sheet	66 of 67

Pre UMA

		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Modify History</b>			
Size	Document Number		Rev
	<b>JE70-CP</b>		<b>-1M</b>
Date: Tuesday, February 02, 2010		Sheet 67 of	67