


www.laptopblue.vn

SJM11_MS (ZH8) BLOCK DIAGRAM


PCB STACK UP 8L HDI

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : VCC
LAYER 5 : IN2
LAYER 6 : IN3
LAYER 7 : GND
LAYER 8 : BOT




Clock Generator (CLK)


www.laptopblue.vn




REV: B change R183 & R184 to 27P




REV: B Change R161 to short pad



ITP_EN	Pin 53/54
0	SRC_8/SRC_8#
1	ITP/ITP#



LCDCLK_SEL	Pin 20/21	Pin 24/25
0	DOT_96/DOT96#	LCDCLK/LCDCLK#
1	SRC_0/SRC_0#	27M/27M_SS



Clock Request Table			
CLKREQ#	MAPPING		Control
	0	1	
CR# A	SRC0	SRC2	SATA
CR# B	LCDCCLK	SRC4	LAN
CR# C	SRC0	SRC2	N/A
CR# D	LCDCCLK	SRC4	N/A
CR# E	SRC6		MINI2
CR# F	SRC8		N/A
CR# G	SRC9		MINI1
CR# H	SRC10		MCH

FSC	FSB	FSA	CPU (MHz)	SRC (MHz)	PCI (MHz)	REF (MHz)	DOT96 (MHz)	USB (MHz)
0	0	0	266.6	100.0	33.3	14.318	96.0	48.0
0	0	1	133.3	100.0	33.3	14.318	96.0	48.0
0	1	0	200.0	100.0	33.3	14.318	96.0	48.0
0	1	1	166.6	100.0	33.3	14.318	96.0	48.0
1	0	0	333.3	100.0	33.3	14.318	96.0	48.0
1	0	1	100.0	100.0	33.3	14.318	96.0	48.0
1	1	0	400.0	100.0	33.3	14.318	96.0	48.0
1	1	1						
Reserved								

Title

CLOCK GENERATOR CK505

Size Document Number

ZH8

Date: Saturday, June 27, 2009

Rev




0C

Sheet


2


of

31




CPU Thermal Monitor (THM)





Cantiga SFF - Host Bus (CLG)

www.laptopblue.vn











Title			
Cantiga SFF (Host Bus)			
Size	Document Number		Rev
	ZH8		0C
Date:	Saturday, June 27, 2009	Sheet	5 of 31


Cantiga SFF - DMI/VGA (CLG)

Intel G45/G45S Streaming Signals and Configuration		
Pin Name	Strap Description	Configuration
CFG2:0	FSB Frequency	000 = FSB1066 010 = FSB800 011 = FSB667 Other = Reserved
CFG4:3	DMI x2 Select	1 = DMI x4 0 = DMI x2
CFG6	ITPM Host Interface	1 = ITPM enabled 0 = ITPM disabled
CFG7	Intel Management Engine Crypto Strap	1 = Intel Management Engine Crypto TLS cipher suite with confidentiality 0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
CFG8	Reserved	
CFG9	PCI Express Graphics Lane	1 = Normal operation : Lane Numbered in Order 0 = Reverse Lanes
CFG10	PCI Express Graphics Lane	1 = Disabled 0 = Enabled
CFG11	Reserved	
CFG12	ALLZ	1 = Disabled 0 = ALLZ mode enabled
CFG13	XOR	1 = Disabled 0 = XOR mode enabled
CFG14	Reserved	
CFG15	Reserved	
CFG16	FSB Dynamic ODT	1 = Dynamic ODT enabled 0 = Dynamic ODT disabled
CFG17	Reserved	
CFG18	Reserved	
CFG19	DMI Lane Reversal	1 = Reverse Lanes 0 = Normal operation : Lane Numbered in Order
SDVO_CTRLDATA	SDVO Present	1 = Digital DisplayPort (SDVO/DP/HDMI) and PCE are operating simultaneously via the PCE port 0 = Digital DisplayPort (SDVO/DP/HDMI) or PCE are operational
L_DDC_DATA	Local Flat Panel (LFP) Present	1 = SDVO/DP/HDMI/DP interface enabled 0 = No SDVO/DP/HDMI/DP interface enabled
DDPC_CTRLDATA	Digital Display Present	1 = LFP Card Present: PCE disabled 0 = LFP Disable
	Digital Display	1 = Digital display (HDMI/DP) device present 0 = Digital display (HDMI/DP) interface absent


The recommended pull-up resistor value is 4.02 kΩ ±1%.
The recommended pull-down resistor value is 2.21 kΩ ±1%.









1. Route VCC_AGX_SENSE and VSS_AGX_SENSE differentially
2. VCC_AGX_SENSE PU to +VGFX_CORE_INT with 10ohm and VSS_AGX_SENSE PD with 10ohm for Intel suggest







QUANTA
COMPUTER

Title			Cantiga SFF (GND)
Size	Document Number	Rev	
	ZH8	0C	
Date:	Saturday, June 27, 2009	Sheet	10 of 31


RTC CRYSTAL



RESET JUMP




HD Audio Interface



(Internal VRM enabled for VccSus1_05, VccSus1_5, VccCL1_5, VccLAN1_05 and VccCL1_05)


ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
--------------	---

ICH_SATA_LED#	
0	PCIe Lane Reversed
1	PCIe Straight(default)



South Bridge Strap Pin (1/3)


Pin Name	Strap description	Sampled	Configuration	PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU	
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK	ICH_TP3	HDA_SDOUT
			0	0
			0	1
			1	0
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK	1	0
			1	1




REV: B del. R282 , add T23

REV: B del. R36 & R39 , add T24 & T25

www.laptopblue.vn ICH9M SFF - Host,SATA,HDA (CLG)



RTC BATTERY (RTC)




QUANTA
COMPUTER

Title
ICH9M SFF (Host/SATA/HDA)






Size	Document Number	Rev
	ZH8	0C

Date: Saturday, June 27, 2009 Sheet 11 of 31


Place TX DC blocking caps close ICH9.




South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			 T6
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			 T4
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			 T11
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	 T2
			0	1	SPI(Default)	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	 T10

PCI PULL-UP









USBOC# PULL-UP




ICH9M SFF (USB/PCIE/DMI)


Size	Document Number ZH8	Rev 0C
Date:	Saturday, June 27, 2009	Sheet 12 of 31







South Bridge Strap Pin (3/3)				
Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
PCBEEP	No Reboot	PWROK	0 = Default 1 = No Reboot mode	
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	


www.laptopblue.v






 <div> <div>QUANTA</div> <div>COMPUTER</div> </div>	
Title	
DDR2 SO-DIMM	
Size	Document Number ZH8
Date	Saturday, June 27, 2009
Sheet	15 of 31
Rev	0C






GREEN ADAPTER CIRCUIT



Schematic diagram of the input stage of the NBSWOW11. The input signal **NBSWOW11** is connected to a component labeled **G4**. The output of **G4** is connected to a node labeled **SHORT_PAD**, which is then connected to ground. Below this, a table lists component values for various pins:

Pin	Component	Value
SUSLED#	R199	10K 4
BATELOW	R225	10K 4
BATELOW	R222	10K 4
PWIRLEDI-R	R221	10K 4

A **+3VDC** supply is indicated on the right.



Timing diagram for the 10K_4 MPVROK signal. The diagram shows five input signals: HWPG_+1.5V, HWPG_1.05V, HWPG_-1.8V, HWPG_SYS, and HWPG_GFX. These signals are connected to a multiplexer (BAS316) which selects between data inputs D22, D17, D18, D19, and D21. The output of the multiplexer is connected to the 10K_4 MPVROK signal line. A resistor R216 is connected between the output and ground.

RD STRIP SET

I/O Address	
BADDR1-0	Data
0 0	XOR TREE TEST MODE
0 1	CORE DEFINED
1 0	2Eh 2Fh
1 1	164Eh 164Fh

SBM=0: Enable shared memory with host BIOS







The schematic shows the following connections:










- MBCLK** connects to **R246** (10K 4) which is connected to the **+3VPCPU** rail.
- MBDATA** connects to **R247** (10K 4) which is connected to the **+3VPCPU** rail.
- 3ND MBCLK** connects to **R210** (10K 4) which is connected to the **+3V** rail.
- 3ND MBDATA** connects to **R206** (10K 4) which is connected to the **+3V** rail.
- 2ND MBCLK** connects to **R226** (10K 4) which is connected to the **+3V** rail.
- 2ND MBDATA** connects to **R228** (10K 4) which is connected to the **+3V** rail.
- CRT_SENSE#** connects to **R239** (4.7K 4) which is connected to the **+3V** rail.



Mini Card1-WLAN/WMAX(MPC)




Mini Card2-3G(MNC)





MINI PCIE (WLAN/WMAX/3G)			
Title	Document Number	Rev	
	ZH8		0C
Date:	Saturday, June 27, 2009	Sheet	19 of 31

MB USB (USB)


www.laptopblue.vn




Remove R6、R7、L2



0.94A(80mils)



HOLE (EXC)



**QUANTA
COMPUTER**

Title: **USB/HDD/HOLE**

Size: **ZH8**


Date: Saturday, June 27, 2009

Document Number: **ZH8**

Rev: **0C**



Sheet 20 of 31

Keyboard(KBC)




www.laptopblue.vn

LED D/B (UIF)




Check P/N footprint



Touch Pad D/B (TPD)




Card Reader/USB DB CONNECTER(MMC)/Power Connector



CRT D/B (UIF)



For EMI



QUANTA
COMPUTER




Title: KB/BT/PR/TP/LAN/LED/CR Connects

Size	Document Number	Rev
	ZH8	0C

Date: Saturday, June 27, 2009 Sheet 21 of 31

Backlight Control(LDS)



LED Panel POWER SWITCH(LDS)




HDMI(HDM)

HDMI



PS8101 : AL008101000
PS8101T : AL008101001




Camera(CCD)





SDVO I2C Control





DC-IN JACK











$$TON = 3.85p * RTON * Vout / (Vin - 0.5)$$

$$Frequency = Vout / (Vin * TON)$$

$$TON = 3.85p * 1M * 1 / (Vin - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

$$AOL1412 \quad R_{dson} = 4.6m\Omega$$

$$OCP = 16 - 0.8A$$

$$L(\text{ripple current}) = (19 - 1.05) * 1.05 / (1u * 272k * 19) \\ \sim 3.646A$$

$$4.6m * 12 = R_{ILIM} * 20uA$$



$$R_{ILIM} = 2.76K \text{ --- } 2.8K$$


QUANTA COMPUTER

Title: **VCCP 1.05V (RT8202A)**

Size: **ZH8** Document Number: **0C**

Date: Saturday, June 27, 2009 Sheet 27 of 30





Model	REV	CHANGE LIST		FROM	To
ZH7 MB	1A	FIRST RELEASED: (PCB:A)		X	1A
	2B	<div>Page 2 : No Stuff R162 FOR EMI</div> <div>Page11 : Remove R282 ,R36 & R39</div> <div>Page11 : Change CN14 footprint.</div> <div>Page14 : Remove D7</div> <div>Page17 : Change Q15 frome ZN7002 to DTC144EU for speaker fuction.</div> <div>Page17 :Stuff U15, R244 & R227 , No stuff L23 for audio noisy.</div> <div>Page18 : Add R324</div> <div>Page18 : Add R323</div> <div>Page19 : Add R325 and short to CN11.44 for 3G LED function</div> <div>Page19 : Remove 3G wake up fuction ,Remove R179 , R183 & U11</div> <div>Page20 : CN9 Change pin define.(CONN. reverse)</div> <div>Page 9 ,13 ,17 ,22 ,23 &25 : R116 ,R269 ,R74 ,R92 ,C330 ,C349 ,R211 ,R220 ,R231 ,R243 ,R248 &R317 Change to short pad</div> <div>Page 18 : D5 ,D20 & D13 Change footprint.</div> <div>Page 29 : PL9 Change footprint.</div> <div>Page 3 : R142 Change footprint.</div> <div>Page 25 : PUI10 Change footprint.</div> <div>Page 11 : CN14 Change footprint.</div> <div>Page 21 : CN4 Change footprint.</div>		X	1A
	3C	<div>Page 17 ,20 ,21 & 22 : R186 ,R187 ,R188 ,R189 ,R241 ,R196 ,R315 ,R20 & R316 Change to short pad</div> <div>Page 18 : Add R321 for ESD(Vedor suggest)</div> <div>Page 18 : D21 connect to HMPG_GFX</div> <div>Page 18 : D29 replace by R323.</div> <div>Page 20 : DEL R6 ,R7 & L2</div> <div>Page 21 : CN2 connect to 3Q_MINI2_LED meet customer request. and add C430 for EMI</div> <div>Page 22 : CN3.21 Change to floating</div> <div>Page 25 : page25 Delete PC127;PC128 10uf/25V_1206 and add PC164 100uF/25V 6x5.7</div> <div>Page 27 : Add PC163 100uF/25V 6x5.7</div> <div>Page 28 : Add R323 and R327</div>	1A	2A	
1D					

EC GPIO Setting

Pin Name	Net Name	Setting	Description
GPIO1	ACIN	GPI	EC Detect AC Adapter State
GPIO3	NBSWON#	GPI	Power switch in
GPIO4/AD5		GPI	No used
GPIO5/AD4		GPI	No used
GPIO6	LID#	GPI	Reserved for Lid function
GPIO7	SUSB#	GPI	S.B sleep S3 pin
GPIO10/LPCPD#		GPI	No used
GPIO11/CLKRUN#	CLKRUN#	O	Clock Run
GPIO12/PSDATA1	KILL_SW_BT#	GPI	Detect bulb tooth enable/disable
GPIO13/C_PWM	PWRI_ED#	O	Power on LED drive
GPIO14/TB1	FANSIG	GPI	To detect FAN speed
GPIO15/A_PWM	CONTRAST	O	EC PWM for Panel Brightness
GPIO16/CIRTX		GPI	No used
GPIO17/SC1	MBCLK	O	SMBus Clock for M/B
GPIO20/TA2		GPI	No used
GPIO23/B_PWM	NUMLED#	O	Number Lock LED drive
GPIO22/SDA1	MBDATA	I/O	SMBus Data for M/B
GPIO23/SC1.3	3ND MBCLK	O	SMBus Clock for acer ID flash
GPIO24/LDR0#	EC_FPBACK#	GPO	Panel back light control
GPIO25/PSCLK3	MAINON	GPO	Turn On/Off main power
GPIO26/PSCLK2		GPI	No used
GPIO27/PSDA12	BT_POWERON#	GPO	Turn On/Off bulb tooth power
GPIO30/CIRTX2		GPI	No used
GPIO31/SDA3	3ND MBDATA	I/O	SMBus Data for acer ID flash
GPIO32/D_PWM	BATLED0#	GPO	Battery status LED drive
GPIO33/B_PWM	BATLED1#	GPO	Battery status LED drive
GPIO34/CIRRX1		GPI	No used
GPIO35/PSDATA1	TPDATA	O	PS/2 data for touch pad
GPIO36/TB3	VRON	GPO	Turn On/Off CPU Power
GPIO37/PSCLK1	TPCLK	O	PS/2 clock for touch pad
GPIO40/F_PWM	SUSLED	GPO	S3 state LED drive
GPIO41/SC1.2	3G_WAKE_2	GPI	3G wake up
GPIO42/TC		GPI	No used
GPIO43/TMS	AMP_MUTE#	GPO	Turn On/Off Audio Amplifier
GPIO44/TD1		GPI	No used
GPIO45/E_PWM	CPUFAN#	O	EC PWM for Fan Module
GPIO46/cirrxm/trst#	3G_WAKE_1	GPI	3G wake up
GPIO47/SC1.4	D/C#	GPI	No used
GPIO50/TDO	D/C#	GPO	Battery charge / discharge control
GPIO51/TA3	S5_ON	GPO	Turn On/Off S5 Power plane
GPIO52/cirt2/trdy#	PCIE_WAKE#_EC	GPI	No used
GPIO53/SDA4	EC_SC1#	O	EC SCI
GPIO54/EC_SC1#	ECDB_CLOCK	GPI	No used
GPIO55/CLKOUT	ECDB_CLOCK	GPI	No used
GPIO56/TA1		GPI	No used
GPIO57/KBSOUT17	KILL_SW_WL#	GPI	Detect mini card 1 (WLAN) enable/disable
GPIO60/KBSOUT16	KILL_SW_3G#	GPI	Detect mini card 2 (3G) enable/disable
GPIO61/KBSOUT15	MY15	O	Keyboard scan output
GPIO62/KBSOUT14	MY14	O	Keyboard scan output
GPIO63/KBSOUT13	MY13	O	Keyboard scan output
GPIO64/KBSOUT12	MY12	O	Keyboard scan output
GPIO65/SMI#	EC_SMI#	O	EC SMI
GPIO66/G_PWM	CAPSLED#	O	Caps Lock LED drive
GPIO67/PWIREQ	USB_EN#	GPO	USB power enable/disable
GPIO70/IRRX2_IRSL0	SUSC#	GPI	S.B sleep S4 pin
GPIO71/IRTXSOUT2	PWROK_EC	GPO	System Power Good for PCI Reset
GPIO72/IRRX1/SIN2	EC_RSMRST#	GPO	S.B Resume Power Reset
GPIO73/SC1.2	2ND_MBCLK	O	SMBus Clock for CPU thermal
GPIO74/SDA2	2ND_MBDATA	I/O	SMBus Data for CPU thermal
GPIO75/SPI_SCK	PCI_RESET	GPO	PL TRST# enable/disable for mini card 2
GPIO76/SPI_DO/SBDM	3G_EN	GPI	Mini card 2 (3G) enable/disable
GPIO77/SPI_DI	CRT_SENSE#	GPI	To detect CRT
GPIO81	DNBSWON#	GPO	S.B Power button Event
GPIO82/TRIS#		GPI	No used
GPIO83/SOUT_CR/BADDR1	uR_SOUT_CR	GPI	No used (Address Setting)
GPIO84/BADDR0	BADDR0	GPI	No used (Address Setting)
GPIO87/CIRRRX/MIN_CR	RE_EN	GPO	Mini card 1 (WLAN) enable/disable
GPIO90/AD0	TEMP_MBAT	I	EC detect battery state
GPIO91/AD1		GPI	No used
GPIO92/AD2	TPD_TRIP	GPI	No used
GPIO93/AD3	ICMNT	I	EC detect system current in AC mode
GPIO94/DA0		GPI	No used
GPIO95/DA1		GPI	No used
GPIO96/DA2		GPI	No used
GPIO97/DA3		GPI	No used

IO/CM/PL Setting

Pin Name	Power	ICH/PM Default	Net Name	Description	Setting	Internal PU/PD	External PU/PD
GPIO0/PMSYNC#	Core	GPI	PM_SYNC#	Power Management Sync	O		
GPIO1	Core	GPI	EC_SMI#	EC SMI	GPI		PU 10KΩ to +3V
GPIO2/PIROE#	Core	GPI	INTE#	No used	GPI		PU 10KΩ to +3V
GPIO3/PIROE#	Core	GPI	INTF#	No used	GPI		PU 10KΩ to +3V
GPIO4/PIROG#	Core	GPI	INTG#	No used	GPI		PU 10KΩ to +3V
GPIO5/PIROH#	Core	GPI	INTH#	No used	GPI		PU 10KΩ to +3V
GPIO6	Core	GPI	LID#_ICH	Lid function	GPI		PU 10KΩ to +3V
GPIO7	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO8	S5	GPI	EC_SC1#	EC SCI Interrupt	GPI		PU 10KΩ to +3V S5
GPIO9/WOL_EN	S5	Native	ICH_GPIO9	No used	GPI		PU 10KΩ to +3V S5
GPIO10/SUS_PWR_ACK	S5	GPI	ICH_GPIO10	No used	GPI		PU 10KΩ to +3V S5
GPIO11/SMBALERT#	S5	Native	ICH_GPIO11	No used	GPI		PU 10KΩ to +3V S5
GPIO12/LAN_PHY_PWR_CTRL	S5	GPO	ICH_GPIO12	No used	GPI		PU 10KΩ to +3V S5
GPIO13	S5	GPI	ICH_GPIO13	No used	GPI		PU 10KΩ to +3V S5
GPIO14/AC_PRESENT	S5	GPI	ICH_GPIO14	No used	GPI		PU 10KΩ to +3V S5
GPIO15/STP_PC#	S5	Native	PM_STTPC#	Stop PCI Clock	O		
GPIO16/DPRSPLVR	Core	Native	DPRSPLVR	Deeper Sleep-Voltage Regulator	O	PD 20KΩ	
GPIO17	Core	GPI	BORAD_ID0	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO18	Core	GPO	BORAD_ID1	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO19/SATA1GP	Core	GPI	ICH_GPIO19	No used	GPI		PU 10KΩ to +3V
GPIO20	Core	GPI		No used	GPI	PD 20KΩ	
GPIO21/SATA0GP	Core	GPI	BORAD_ID2	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO22/SCLOCK	Core	GPI	BORAD_ID3	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO23/LDRQ1#	Core	Native		No used	GPI	PU 20KΩ	
GPIO24/MEMLED	S5	GPO		No used	GPO		
GPIO25/STP_CPU#	S5	Native	PM_STPCPU#	Stop CPU Clock	O		
GPIO26/S4_STATE#	S5	Native		No used	GPO		
GPIO27	S5	GPO		No used	GPO		
GPIO28	S5	GPO		No used	GPO		
GPIO29/OC5#	S5	Native	USBOC5#	No used	GPI		PU 10KΩ to +3V S5
GPIO30/OC6#	S5	Native	USBOC6#	No used	GPI		PU 10KΩ to +3V S5
GPIO31/OC7#	S5	Native	USBOC7#	No used	GPI		PU 10KΩ to +3V S5
GPIO32/CLKRUN#	Core	GPO	CLKRUN#	PCI Clock Run	I		PU 8.2KΩ to +3V
GPIO33/HDA_DOCK_EN#	Core	GPO		No used	GPO	PU 20KΩ	
GPIO34/HDA_DOCK_RST#	Core	GPO		No used	GPO		
GPIO35/SATACLKREQ#	Core	GPO	CLKREQ#_SATA	SATA Clock Request	O		PU 10KΩ to +3V
GPIO36/SATA1GP	Core	GPI	ICH_GPIO36	No used	GPI		PU 10KΩ to +3V
GPIO37/SATA5GP	Core	GPI	ICH_GPIO37	No used	GPI		PU 10KΩ to +3V
GPIO38/SLOAD	Core	GPI	ICH_GPIO38	No used	GPI		PD 10KΩ to GND
GPIO39/SDATAOUT0	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO40/OC1#	S5	Native	USBOC1#	No used	GPI		PU 10KΩ to +3V S5
GPIO41/OC2#	S5	Native	USBOC2#	No used	GPI		PU 10KΩ to +3V S5
GPIO42/OC3#	S5	Native	USBOC3#	No used	GPI		PU 10KΩ to +3V S5
GPIO43/OC4#	S5	Native	USBOC4#	No used	GPI		PU 10KΩ to +3V S5
GPIO44/OC8#	S5	Native	USBOC8#	No used	GPI		PU 10KΩ to +3V S5
GPIO45/OC9#	S5	Native	USBOC9#	No used	GPI		PU 10KΩ to +3V S5
GPIO46/OC10#	S5	Native	USBOC10#	No used	GPI		PU 10KΩ to +3V S5
GPIO47/OC11#	S5	Native	USBOC11#	No used	GPI		PU 10KΩ to +3V S5
GPIO48/SDATAOUT1	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO49	Core	GPO	DMI_TERM_SEL	No used	GPO	PU 20KΩ	
GPIO50/REQ1#	Core	Native	REQ1#	No used	GPI		PU 10KΩ to +3V
GPIO51/GNT1#	Core	Native		No used	GPI	PU 20KΩ	
GPIO52/REQ2#	Core	Native	REQ2#	No used	GPI		PU 10KΩ to +3V
GPIO53/GNT2#	Core	Native		No used	GPI	PU 20KΩ	
GPIO54/REQ3#	Core	Native	REQ3#	No used	GPI		PU 10KΩ to +3V
GPIO55/GNT3#	Core	Native		No used	GPI	PU 20KΩ	
GPIO56	S5	GPI	ICH_GPIO56	No used	GPI		PU 10KΩ to +3V S5
GPIO57	S5	GPI	ICH_GPIO57	No used	GPI		PD 100KΩ to GND
GPIO58/SPI_CS1#	S5	GPI	SPI_CS1#	No used	GPI	PU 20KΩ	
GPIO59/OC0#	S5	Native	USBOC0#	No used	GPI		PU 10KΩ to +3V S5
GPIO60/LINKALERT#	S5	Native	ICH_GPIO60	No used	GPI		PU 10KΩ to +3V S5

505 Clock Setting Table

Pin Name	Pin	Net Name	Description
CPU0	61	CLK_CPU_BCLK	
CPU0#	60	CLK_CPU_BCLK#	Differential CPU clock
CPU1	58	CLK_MCH_BCLK	
CPU1#	57	CLK_MCH_BCLK#	Differential NB GS45 clock

PCI Express Clock

Pin Name	Pin	Net Name	Description
SRC0/DOT96#	20	DREFCLK	
SRC0#DOT96#	21	DREFCLK#	96MHz DOT clock for NB GS45
LCDCLK/27M	24	DREFSCLK	
LCDCLK#/27M_SS	25	DREFSCLK#	Clock output for NB GS45 graphic controller
SRC2	28	PECLK SATA	
SRC2#	29	PECLK SATA#	Differential Serial Reference Clock for SB ICH9M SATA
SRC3#CR#_C	31	PECLK ICH	
SRC3#CR#_D	32	PECLK ICH#	Differential Serial Reference Clock for SB ICH9M
SRC4	34	PECLK LAN	
SRC4#	35	PECLK LAN#	Differential Serial Reference Clock for on board LAN
SRC6	48	PECLK MIN12	
SRC6#	47	PECLK MIN12#	Differential Serial Reference Clock for Mini Card 2
SRC7#CR#_E	51	PECLK ICH	No use
SRC8#CPU_ITP	54	CLKREQ#_MIN12	Clock Request for Mini Card 2 (SRC6)
SRC8#CPU_ITP#	53		No use
SRC9	37	PECLK MINI1	
SRC9#	38	PECLK MINI1#	Differential Serial Reference Clock for MINI CARD 1
SRC10	41	PECLK 3GPLL	
SRC10#	42	PECLK 3GPLL#	Differential Serial Reference Clock for NB GS45
SRC11#CR#_H	40	CLKREQ#_MCH	Clock Request for NB GS45 (SRC10)
SRC11#CR#_G	39	CLKREQ#_MIN11	Clock Request for Mini Card 1 (SRC9)

PCI Clock

Pin Name	Pin	Net Name	Description
PCI0#CR#_A	8	CLKREQ#_SATA	Clock Request for SATA (SRC2)
PCI1#CR#_B	10	CLKREQ#_LAN	Clock Request for on board LAN (SRC4)
PCI2	11	PCLK_DEBUG	PCI clock for debug card
PCI3	12		No use
PCI4	13	PCLK_EC	PCI clock for EC
PCI5	14	PCLK_ICH	PCI clock for SB ICH9M

Other Clock

Pin Name	Pin	Net Name	Description
USB_48	17	CLK48_ICH	48MHz for SB ICH9M
REF	5	CLK14_ICH	48MHz for USB Card Reader
			14.318MHz for SB ICH9M

Clock Request Table		
CLKREQ#	MAPPING	Control
CR#_A	SRC0 SRC2	SATA
CR#_B	LCDCLK SRC4	LAN
CR#_C	SRC0 SRC2	N/A
CR#_D	LCDCLK SRC4	N/A
CR#_E	SRC6	MINI2
CR#_F	SRC8	N/A
CR#_G	SRC9	MINI1
CR#_H	SRC10	MCH



QUANTA
COMPUTER

Title

Schematic Setting

Size

Document Number

ZH8

Rev

0C

Date:

Saturday, June 27, 2009

Sheet

31

of 31