


- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : SVCC
- LAYER 6 : IN3
- LAYER 7 : SGND1
- LAYER 8 : BOT

MK-2.0/DU-1.0 Block Diagram -- AMD Nile



PAGE#	DESCRIPTION	NOTE
1	BLOCK DIAGRAM	
2	SYSTEM INFORMATION	
3	CLK GEN	
4	AMD ASB2 CPU(HT)	
5	AMD ASB2 CPU(DDR3)	
6	AMD ASB2 CPU(CLK,THM,CTRL)	
7	AMD ASB2 CPU(PWR,GND)	
8	DDR3 SO-DIMM (CH-A,RVS)	
9	DDR3 SO-DIMM (CH-B,STD)	
10	RS880M (HT)	
11	RS880M (PCIEX4)	
12	RS880M (CLK,DISP,PLL)	
13	RS880M (SIDEPORT,VRAM)	
14	RS880M (PWR,GND)	
15	SB820 PCIE/LPC/CPU IF	
16	SB820 ACPI/GPIO/USB	
17	SB820 SATA/BIDs	
18	SB820 PWR/GND	
19	SB820 STRAPS/PWRGD	
20	LCD/CAMERA	
21	CRT CONN	
22	LAN(RTL8103EL/8111DL)	
23	AUDIO (CX20582, SPK)	
24	SATA	
25	USB x 3	
26	Card Reader-RTL5159	
27	WLAN	
28	WWAN	
29	KB/TP	
30	BT/G-SENSOR	
31	FAN/Thermal	
32	SW/LED/RFID_EEPROM	
33	KBC IT8502E	
34	Screw Hole/EMI	
35	POWER_Charger (ISL88731A)	
36	3V/5V (RT8206BGQW)	
37	DDR3(UP6163AQAG)	
38	+1.1V/+1.1VS5/+1.8V 8116	
39	+NB_CORE/+0.9V/+2.5V 8208	
40	+CPU_CORE (ISL6265C)	
41	Discharge	
42	Power On Sequence	
43	Schematic Value Descript	
44	BOM Matrix Table	
45	EC Record A	

AC IN

3V/5VPCU

NBSWON#

DNBSWON#

S5_ON/S5

RSMRST#

PCIE_WAKE#

SUSC

SUSB

SUSON

MAINON

VR_ON

CPU_CORE

VRM_PWRGD

1.2_ON

NB_CORE

HWPG

ECPWROK

SB_PWRGD_IN

NB_PWRGD_IN

CPU CLK IN

CPU RESET

CPU POWER OK

CPU_LDTSTOP#

RS880 DAC/I2C/DDC BUS

RS880 BUS	Pin NO.	BUS Function Define
INT_DDCCLK INT_DDCDAT (+5V)	F8 E8	CRT
INT_EDIDCLK INT_EDIDDAT (+5V)	B9 A9	LVDS
INT_HDMI_SCL INT_HDMI_SDA	B7 A7	not support HDMI port


SB820 SM BUS

SB820 SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD22 AE22	DDR / RFID / CLOCK GEN
SB_SMBCLK1 SB_SMBDATA1 (+3V_S5)	F5 F4	not used
SB_SCLK2 SB_SDATA2 (+3V_S5)	D25 F23	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used


KBC(EC) SM BUS

KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	110 111	Battery
MBCLK_THRM MBDATA_THRM (+3VPCU)	115 116	Thermal

ICS9LPRS480 P/N : ALPRS480000
RTM880N-796-VB-GRT P/N : AL000880001



AMD Processor HT Interface



PROJECT MK-2.0/DU-1.0 NOTE AMD NILE

Quanta Computer Inc.


Size
BDocument Number
AMD ASB2 CPU(HT)Rev
1A

Date: Thursday, May 06, 2010

Sheet 4 of 49

Channel-A to SODIMM Connector

Channel-B to SODIMM Connector




M_A_HOT#

Layout: Route as 60 ohms with 5/10 W/S from CPU pins.


M_B_HOT#


Layout: Route as 60 ohms with 5/10 W/S from CPU pins.



M_B_HOT#



Layout: Route as 60 ohms with 5/10 W/S from CPU pins.





CPU THERM

Symbol	Max Units
Tshutdwn	125 °C
Tsd_delay	500 ms




VID Override Circuit


Note: To override VID, Remove R192, R194, R196, Install R165 set VID via SW100


SVC	SVD	BOOT VOLTAGE(VDD)	(CPU)/RM_PROG (VCC/GND)	(CPU)/RM_PROG (VCC/GND)
0	0	1.1	1.1	1.1
0	1	1.0	1.0	1.2
1	0	0.9	1.0	1.0
1	1	0.8	0.8	0.8

VID OVERRIDE TABLE (VDD)




OVERT# Check EC Setting Degree







+1.1V or +1.2V => CPU_VLDT
+0.9V => CPU_VDDR
+1.5V_SUS => CPU_VDDIO_SUS
CPU_VCORE => CPU_VDD_RUN




Check placement requirement.



Place close to socket




BOTTOM SIDE DECOUPLING




It's required to add two 10uF/0603 size for CPU_VDDIO_SUS, move 2x180pf from under CPU ballout by Beker, Ben.






DECOUPLING BETWEEN PROCESSOR AND DIMMS PLACE CLOSE TO PROCESSOR AS POSSIBLE




PROCESSOR POWER AND GROUND




SM_MEM BUS ADDRESS	
SO-DIMM0	1010 000
SO-DIMM1	1010 001






DP0	GFX_TX0, TX1, TX2 and TX3 AUX0 and HPD0
DP1	GFX_TX4, TX5, TX6 and TX7 AUX1 and HPD1



RS880M --- ADD



STRAP_DEBUG_BUS_GPIO_ENABLED

Enables the Test Debug Bus using GPIO.

RS880M
1 Disable
0 Enable

INT_CRT_VSYNC R358 3K_4 3V

RS880M: Enables Side port memory

RS880M:INT_HSYNC_COM

Selects if Memory SIDE PORT is available or not

1 = Memory Side port Not available

0 = Memory Side port available



Register Readback of strap: NB_CLKCFG:CLK_TOP_SPARE_D[1]

DAC_HSYNC
PULLED DOWN Side-Port / Enable
PULLED UP Side-Port / Disable

INT_CRT_VSYNC R356 3K_4 3V

For external EEPROM Debug only RS880

DYN_PWR_EN R355 2K_4




DFT_GPIO1: LOAD_EEPROM_STRAPS


Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

This block is for UMA only , DIS can remove all component




PIN NAME	RS880M	PIN NAME	RS880M
VDDHT	+1.1V	IOPLLVD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVD	+1.1V
VDD18_MEM	+1.8V	PLLVD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLT18	+1.8V
VDDG33	+3.3V	VDDLT18	+1.8V
IOPLLVD18	+1.8V	VDDLT33	NC



VDDHT - HT LINK digital I/O for RS880
VDDHT plane cut with a width 35 mils



VDDHTTX - HT LINK TX I/O for RS880
thick trace (at least 20 mils with
area fills under ASIC)

For Geneva ASB2 CPU, please design 1.1V for VPDHTTX.




VDDA18PCIE -
PCIE TX stage
I/O for RS880

VDD18 - RS880 I/O
transform



POWER




VDDPCIE - PCIE-E Main power

2.5A

AMD suggest customer to implement voltage scaling(0.95V/1.1V) as per PowerPlay functional.

VDDC - Core Logic power
12A





1.8V is for DDR3 800MHz and lower.
1.5V is for DDR3 1066 and above




VDD33 - 3.3V I/O
Not applicable to RX780

If the side-port memory interface is not used:

- The memory interface I/O power (VDD_MEM) is connected to GND.
- The memory interface I/O transform power (VDD18_MEM) is connected to GND plane (preferred) or connected to 1.8 V.



To Azalia
HD audio
interface
is 3.3V5
voltage



SB800
SB_TEST0,SB_TEST1,SB_TEST2
has internal 10K PD.

[22,27] PCIE_WAKE#

C334

100P/50V/X7R_4

[33] ICH_RSMRST#

[3,28] PCIE_REQ_WWAN#

[15] SB_GPIO_RST#

[3,22] PCIE_REQ_LAN#

[23] ACZ_SPKR

[3,8,9,32] PCLK SMB

[3,8,9,32] PDAT SMB

Add SB_GPIO_RST# form AMD recommend



SCL1/SDATA1 is 3V/S5 tolerance
AMD datasheet define it

[3,27] PCIE_REQ_WLAN#

[20] LCD_BK_OFF

SP_DDR3_RST#

+1.5V






SATA PORT 0,1,2,3
can support AHCI
mode

PLACE SATA AC COUPLING
CAPS CLOSE TO SB820


SATA HDD



PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF SB820

XTLVDD_SATA-- SATA
crystal power
PLVDD_SATA--
SATA PLL
POWER

+1.1V_AVDD_SATA




U33B
SB820
Part 2 of 5
FLASH
SERIAL ATA
HW MONITOR
SPI ROM
SB800 A11

SB820 Part 2 of 5


FC_CLK AH28
FC_FBCLKOUT AG28
FC_FBCLKIN AF26
FC_OE#/GPIO145 AF28
FC_AVD#/GPIO146 AG29
FC_WE#/GPIO148 AG26
FC_CE1#/GPIO148 AF27
FC_CE2#/GPIO150 AE29
FC_INT1/GPIO144 AF29
FC_INT2/GPIO147 AH27
FC_ADQ0/GPIO128 AJ27
FC_ADQ1/GPIO129 AJ26
FC_ADQ2/GPIO130 AH25
FC_ADQ3/GPIO131 AH24
FC_ADQ4/GPIO132 AG23
FC_ADQ5/GPIO133 AH23
FC_ADQ6/GPIO134 AJ22
FC_ADQ7/GPIO135 AG21
FC_ADQ8/GPIO136 AF21
FC_ADQ9/GPIO137 AJ23
FC_ADQ10/GPIO138 AF23
FC_ADQ11/GPIO139 AJ24
FC_ADQ12/GPIO140 AJ25
FC_ADQ13/GPIO141 AG25
FC_ADQ14/GPIO142 AH26
FC_ADQ15/GPIO143

FANOUT0/GPIO52 W5
FANOUT1/GPIO53 W6
FANOUT2/GPIO54 Y9
FANIN0/GPIO56 W7
FANIN1/GPIO57 V9
FANIN2/GPIO58 W8
TEMPIN0/GPIO171 B6
TEMPIN1/GPIO172 A6
TEMPIN2/GPIO173 A5
TEMPIN3/TALERT#/GPIO174 B5
TEMP_COMM C7
VIN0/GPIO175 A3
VIN1/GPIO176 B4
VIN2/GPIO177 A4
VIN3/GPIO178 C5
VIN4/GPIO179 A7
VIN5/GPIO180 B7
VIN6/GBE_STAT3/GPIO181 B8
VIN7/GBE_LED3/GPIO182 A8
NC1 G27
NC2 Y2

AMD recommend : TEMPIN0 / TEMPIN1 / TEMPIN2
can not maintain on floating stages when without usage.
Do not care pull high or pull down.



SIDE_PORT	GPIO178
W/SIDE_PORT	1
WO/SIDE_PORT	0
CPU THERMAL	GPIO179
External	1
SB-TSI	0
SB8XX Hold Time	GPIO180
1.2V	1
1.1V	0
DU1/MK2	GPIO181
DU1.0 AMD	0
MK2.0 AMD	1




MB ID



OVERLAP COMMON PADS WHERE
POSSIBLE FOR DUAL-OP RESISTORS.

internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need

REQUIRED STRAPS




PCI_CLK4 CPU/NB HT Clock Selection
0 V - Reserved.
3.3 V - Required setting for integrated clock mode.
This strap is not used if the strap CLKGEN is
configured for external clock generator mode.

REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE DEFAULT	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM	
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM (Default) L,L = FWH ROM	

DEBUG STRAPS

SB820 HAS 15K INTERNAL PU FOR PCI_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT







PROJECT MK-2.0/DU-1.0 NOTE AMD NILE





Quanta Computer Inc.

Size Custom	Document Number SB820 STRAPS/PWRGD	Rev 1A
Date: Thursday, May 06, 2010	Sheet 19 of 49	


Back light






LVDS (11.6")
(1024x600,
1366x768)




CAMERA VCC Control




CRT FFC CONNECTOR



For ESD --> Layout note: Place close to HDMI Conn




LANVCC




LANVCC
Trace width>60mil,
Trace length<200mil


LANVCC




Transformer




RJ45 Connector



RJ45 Connector




Note 1: The Trace length between L1 and 8111DL's Pin 1 must be within 0.5 cm. C5 and C8 to L1 must be within 0.5cm. Refer to Layout guide for more detail.



Note:

To support Wake-on-Jack or Wake-on-Ring, the CODEC VAUX_3.3 pins must be powered by a rail that is not removed unless AC power is removed.







AVDD_3.3 pin is output of internal LDO. Do NOT connect to external supply.


**HD Audio Bus**

[16] ACZ_RST#_AUDIO


[16] ACZ_BITCLK_AUDIO
[16] ACZ_SYNC_AUDIO
[16] ACZ_SDINO
[16] ACZ_SDOUT_AUDIO

[16] ACZ_BITCLK_AUDIO
[16] ACZ_SYNC_AUDIO
[16] ACZ_SDINO
[16] ACZ_SDOUT_AUDIO


DIGITAL MIC**INT Speaker****PC BEEP CONTROL****EMI Reserved****Internal MIC****External MIC/ Headphone out combo**



DC Current rating: 2 A (MAX)



DC Current rating: 3 A (MAX)



PROJECT MK-2.0/DU-1.0 NOTE AMD NILE




Quanta Computer Inc.

Size Custom	Document Number SATA	Rev 1A
Date:	Thursday, May 06, 2010	Sheet 24 of 49


USB SLEEP CHARGE (NEW)

CB0/CB1	Function	Int./Ext. R
0 0	S5 auto detect	Use Int. R
0 1	Blackberry(choice)	NC
1 0	iPod/iPhone(choice)	Use Ext. R
1 1	S0 auto detect	NC


Sleep charger notice




Note:




Add 10K to GND for +3VCARD discharge









Layout Note:
UIM_RESET, UIM_CLK, UIM_DATA routing as short as possible



MiniCard WWAN connector





close to CN21



Place caps close to connector.


close to CN21

KEYBOARD




For EMI request


Touch pad




TRACK POINT




TRACK POINT/TOUCH PAD reset signal level shift



BLUETOOTH



G-SENSOR (2-Axial)




+3V [3,6,8,9,12,14,15,16,17,18,19,20,21,22,23,24,26,27,28,31,32,33,34,36,38,40,41,42]
 +15V [20,36,42]
 +3V5 [6,15,16,17,18,19,25,27,32,42]



A



A

RFID




LED Driver


LOGO LED on panel cover for DU1



POWER BUTTON



PROJECT MK-2.0/DU-1.0 NOTE AMD NILE


 **Quanta Computer Inc.**











Size	Document Number
Custom	SW/LED/RFID_EEPROM

Date: Thursday, May 06, 2010

Sheet 32 of 49

Rev
1A







[illegible]





[15,20,21,22,25,32,33,35,38,40,42] 3VPCU
[20,34,35,37,38,39,40,42] 5VPCU
[20,30,42] +15V
[20,35,37,38,40,41,42] VIN




3VPCU
 $F_s = 500K$
TDC : 8A (I_{max})
OCP : 10A











+NB_CORE_ON	High	Low
+NB_CORE	0.95	1.1




CPU VDDR=0.9V



ISL6265 Pin1	OFS	VFIXEN
1.2V	V	X
3.3V	X	V
5V	X	X



VFIXEN VID Codes

SVC	SVD	Output
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8




DISCHARGE


+3V, +5V, +2.5V, +1.8V, +1.5V




3VS5, 5VS5, 1.1VS5



LANVCC



CPU_CORE



3VSUS, 5VSUS, 1.5VSUS, +0.75V_DDR_VTT

