

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, CORNHOLIO, K19

a.k.a. K19i

4/24/2009

- PVT -

Page

Contents

Sync

1

Table of Contents

N/A

2

System Block Diagram

N/A

3

Power Block Diagram

03/13/2008

4

BOM Configuration

N/A

5

Revision History

N/A

6

Functional / ICT Test

N/A

7

Power Aliases

N/A

8

Signal Aliases

WFERRY_K19i

9

CPU FSB

K24_MLB

10

CPU Power & Ground

K24_MLB

11

CPU Decoupling

K24_MLB

12

eXtended Debug Port (MiniXDP)

K19_MLB

13

MCP CPU Interface

T18_MLB

14

MCP Memory Interface

T18_MLB

15

MCP Memory Misc

T18_MLB

16

MCP PCIe Interfaces

T18_MLB

17

MCP Ethernet & Graphics

T18_MLB

18

MCP PCI & LPC

T18_MLB

19

MCP SATA & USB

T18_MLB

20

MCP HDA & MISC

T18_MLB

21

MCP Power & Ground

T18_MLB

22

MCP Standard Decoupling

T18_MLB

23

MCP Graphics Support

K19_MLB

24

SB Misc

WFERRY_K19i

25

FSB/DDR3 Vref Margining

K24_MLB

26

DDR3 SO-DIMM Connector A

K19_MLB

27

DDR3 SO-DIMM Connector B

K19_MLB

28

DDR3 Support

T18_MLB

29

Right Clutch Connector

K19_MLB

30

SECUREDIGITAL CARD READER

K19_MLB

31

Ethernet PHY (RTL8211CL)

(K19i_MLB)

32

Ethernet & AirPort Support

K19_MLB

33

Ethernet Connector

K19_MLB

34

FireWire LLC/PHY (FW643E)

T18_MLB

35

FireWire Port Power

K19_MLB

36

FireWire Ports

K19_MLB

37

SATA Connectors

K19_MLB

38

External USB Connectors

K19_MLB

39

Front Flex Support

K19_MLB

40

SMC

T18_MLB

41

SMC Support

(K19_MLB)

42

LPC+SPI Debug Connector

K19_MLB

Page

Contents

Sync

43

K19i SMBus Connections

WFERRY_K19i

44

VOLTAGE SENSING

K24_MLB

45

Current Sensing

WFERRY_K19i

46

Thermal Sensors

K24_MLB

47

Fan

K24_MLB

48

WELLSRING 1

K24_MLB

49

WELLSRING 2

K24_MLB

50

Sudden Motion Sensor (SMS)

K19_MLB

51

DEBUG SENSORS AND ADC

K19_MLB

52

SPI ROM

K19_MLB

53

AUDIO: CODEC/REGULATOR

K19_MLB

54

AUDIO: LINE INPUT FILTER

K19_MLB

55

AUDIO: HEADPHONE FILTER

K19_MLB

56

AUDIO:SPEAKER AMP

K19_MLB

57

AUDIO: JACKS

CASEYHARDY_K19

58

AUDIO: JACK TRANSLATORS

K19_MLB

59

DC-In & Battery Connectors

K19_MLB

60

PBus Supply & Battery Charger

K19_MLB

61

IMVP6 CPU VCore Regulator

K19_MLB

62

5V / 3.3V Power Supply

WFERRY_K19i

63

1.5V DDR3 Supply

K19_MLB

64

MCP CORE REGULATOR

K19_MLB

65

CPU VTT Power Supply

(K19_MLB)

66

MISC POWER SUPPLIES

K24_MLB

67

POWER SEQUENCING

K24_MLB

68

POWER FETS

K24_MLB

69

LVDS Display Connector

K19_MLB

70

DISPLAYPORT SUPPORT

K24_MLB

71

DisplayPort Connector

K19_MLB

72

LCD BACKLIGHT DRIVER

K19_MLB

73

LCD Backlight Support

K24_MLB

74

LCD Backlight Driver (MC34845)

VENMUR_K19i

75

CPU/FSB Constraints

T18_MLB

76

Memory Constraints

T18_MLB

77

MCP Constraints 1

T18_MLB

78

MCP Constraints 2

T18_MLB

79

Ethernet Constraints

T18_MLB

80

FireWire Constraints

T18_MLB

81

SMC Constraints

T18_MLB

82

K19i Specific Constraints

WFERRY_K19i

83

K19i PCB Rule Definitions

WFERRY_K19i

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD
DATE

ENG APPD
DATE

?

?

?

?

?

Page

Contents

Sync

43

K19i SMBus Connections

WFERRY_K19i

44

VOLTAGE SENSING

K24_MLB

45

Current Sensing

WFERRY_K19i

46

Thermal Sensors

K24_MLB

47

Fan

K24_MLB

48

WELLSRING 1

K24_MLB

49

WELLSRING 2

K24_MLB

50

Sudden Motion Sensor (SMS)

K19_MLB

51

DEBUG SENSORS AND ADC

K19_MLB

52

SPI ROM

K19_MLB

53

AUDIO: CODEC/REGULATOR

K19_MLB

54

AUDIO: LINE INPUT FILTER

K19_MLB

55

AUDIO: HEADPHONE FILTER

K19_MLB

56

AUDIO:SPEAKER AMP

K19_MLB

57

AUDIO: JACKS

CASEYHARDY_K19

58

AUDIO: JACK TRANSLATORS

K19_MLB

59

DC-In & Battery Connectors

K19_MLB

60

PBus Supply & Battery Charger

K19_MLB

61

IMVP6 CPU VCore Regulator

K19_MLB

62

5V / 3.3V Power Supply

WFERRY_K19i

63

1.5V DDR3 Supply

K19_MLB

64

MCP CORE REGULATOR

K19_MLB

65

CPU VTT Power Supply

(K19_MLB)

66

MISC POWER SUPPLIES

K24_MLB

67

POWER SEQUENCING

K24_MLB

68

POWER FETS

K24_MLB

69

LVDS Display Connector

K19_MLB

70

DISPLAYPORT SUPPORT

K24_MLB

71

DisplayPort Connector

K19_MLB

72

LCD BACKLIGHT DRIVER

K19_MLB

73

LCD Backlight Support

K24_MLB

74

LCD Backlight Driver (MC34845)

VENMUR_K19i

75

CPU/FSB Constraints

T18_MLB

76

Memory Constraints

T18_MLB

77

MCP Constraints 1

T18_MLB

78

MCP Constraints 2

T18_MLB

79

Ethernet Constraints

T18_MLB

80

FireWire Constraints

T18_MLB

81

SMC Constraints

T18_MLB

82

K19i Specific Constraints

WFERRY_K19i

83

K19i PCB Rule Definitions

WFERRY_K19i

Integration Issues to be Resolved

IN JTAG MCP TDO

MAP TDO TRUE

MAP TDO TRUE

MAP BASE TRUE

Should come J1300 net, that JTAG level 1 after is gone.

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7903	1	SCHEM, CORNHOLIO, K19	SCH	CRITICAL	
820-2533	1	PCBF, MLB IG, K19	PCB	CRITICAL	

DIMENSIONS ARE IN MILLIMETERS

XX ±

X.XX ±

X.XXX ±

ANGLES ±

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK

MFG APPD

DESIGNER

SCALE

SIZE

NONE

MATERIAL/FINISH NOTED AS APPLICABLE

D

APPLE INC.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM, CORNHOLIO, K19


DRAWING NUMBER

051-7903

REV.

A

SHT 1 OF 83



System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7903		A
SCALE		SHT	OF	
NONE		2	83	




	8	7	6	5	4	3	2	1																																																																															
D	BOM Variant																																																																																						
	<table><tr><td>BOM NUMBER</td><td colspan="2">BOM NAME</td><td colspan="5">BOM OPTIONS</td></tr><tr><td>630-9977</td><td colspan="2">PCBA,CORNHOLIO,MLB,K19I</td><td colspan="5">K19_COMMON,CPU_2_53GHZ,EEE_6Z9</td></tr><tr><td>085-0737</td><td colspan="2">K19I MLB DEVELOPMENT</td><td colspan="5">K19_DEVEL_PVT</td></tr></table>								BOM NUMBER	BOM NAME		BOM OPTIONS					630-9977	PCBA,CORNHOLIO,MLB,K19I		K19_COMMON,CPU_2_53GHZ,EEE_6Z9					085-0737	K19I MLB DEVELOPMENT		K19_DEVEL_PVT																																																											
BOM NUMBER	BOM NAME		BOM OPTIONS																																																																																				
630-9977	PCBA,CORNHOLIO,MLB,K19I		K19_COMMON,CPU_2_53GHZ,EEE_6Z9																																																																																				
085-0737	K19I MLB DEVELOPMENT		K19_DEVEL_PVT																																																																																				
	BOM Groups																																																																																						
	<table><tr><td>BOM GROUP</td><td colspan="7">BOM OPTIONS</td></tr><tr><td>K19_COMMON</td><td colspan="7">COMMON,ALTERNATE,K19_MCP,K19_MISC,K19_DEBUG_PVT,K19_PROGPARTS</td></tr><tr><td>K19_MCP</td><td colspan="7">MCP_B03,BOOT_MODE_USER</td></tr><tr><td>K19_MISC</td><td colspan="7">DP_ESD,EXTRACT_BUFF,ISL6258A,K19I,KB_BL,MIKEY,LDO_YES</td></tr><tr><td>K19_PROGPARTS</td><td colspan="7">BOOTROM_PROG,SMC_PROG,IR_PROG,WELLSPRING_PROG</td></tr><tr><td>K19_DEVEL_ENG</td><td colspan="7">BMON_ENG,DEBUG_ADC,XDP_CONN,LPCPLUS,VREFMRGN,BKLT_FS</td></tr><tr><td>K19_DEVEL_PVT</td><td colspan="7">LPCPLUS</td></tr><tr><td>K19_DEBUG_ENG</td><td colspan="7">DEVEL_BOM,SMC_DEBUG_YES,XDP</td></tr><tr><td>K19_DEBUG_PVT</td><td colspan="7">DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN</td></tr><tr><td>K19_DEBUG_PROD</td><td colspan="7">BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN</td></tr></table>								BOM GROUP	BOM OPTIONS							K19_COMMON	COMMON,ALTERNATE,K19_MCP,K19_MISC,K19_DEBUG_PVT,K19_PROGPARTS							K19_MCP	MCP_B03,BOOT_MODE_USER							K19_MISC	DP_ESD,EXTRACT_BUFF,ISL6258A,K19I,KB_BL,MIKEY,LDO_YES							K19_PROGPARTS	BOOTROM_PROG,SMC_PROG,IR_PROG,WELLSPRING_PROG							K19_DEVEL_ENG	BMON_ENG,DEBUG_ADC,XDP_CONN,LPCPLUS,VREFMRGN,BKLT_FS							K19_DEVEL_PVT	LPCPLUS							K19_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP							K19_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN							K19_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN					
BOM GROUP	BOM OPTIONS																																																																																						
K19_COMMON	COMMON,ALTERNATE,K19_MCP,K19_MISC,K19_DEBUG_PVT,K19_PROGPARTS																																																																																						
K19_MCP	MCP_B03,BOOT_MODE_USER																																																																																						
K19_MISC	DP_ESD,EXTRACT_BUFF,ISL6258A,K19I,KB_BL,MIKEY,LDO_YES																																																																																						
K19_PROGPARTS	BOOTROM_PROG,SMC_PROG,IR_PROG,WELLSPRING_PROG																																																																																						
K19_DEVEL_ENG	BMON_ENG,DEBUG_ADC,XDP_CONN,LPCPLUS,VREFMRGN,BKLT_FS																																																																																						
K19_DEVEL_PVT	LPCPLUS																																																																																						
K19_DEBUG_ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP																																																																																						
K19_DEBUG_PVT	DEVEL_BOM,BMON_PROD,SMC_DEBUG_YES,XDP,NO_VREFMRGN																																																																																						
K19_DEBUG_PROD	BMON_PROD,SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN																																																																																						
C	Module Parts																																																																																						
	<table><tr><td>PART NUMBER</td><td>QTY</td><td>DESCRIPTION</td><td>REFERENCE DES</td><td>CRITICAL</td><td>BOM OPTION</td></tr><tr><td>337S3693</td><td>1</td><td>PDC,SLGE3,PRQ,2.00,25W,1066,R0,3M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_0GHZ</td></tr><tr><td>337S3704</td><td>1</td><td>PDC,SLGE2,PRQ,2.26,25W,1066,R0,3M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_26GHZ</td></tr><tr><td>337S3680</td><td>1</td><td>PDC,LGDZ,PRQ,2.40,25W,1066,R0,3M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_4GHZ</td></tr><tr><td>337S3640</td><td>1</td><td>PDC,SL3BX,PRQ,2.5,35W,1066,C0,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_5GHZ</td></tr><tr><td>337S3756</td><td>1</td><td>PDC,SLCFG,PRQ,2.53,25W,1066,R0,3M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_53GHZ</td></tr><tr><td>337S3641</td><td>1</td><td>PDC,SLB43,PRQ,2.8,35W,1066,C0,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_8GHZ</td></tr><tr><td>338S0710</td><td>1</td><td>IC,MCP79MXT-B3,35x35MM,BGA1437</td><td>U1400</td><td>CRITICAL</td><td>MCP_B03</td></tr><tr><td>338S0694</td><td>1</td><td>IC,RTL8251CA-VB-GR,GIGE TRANSCEIVER,48P</td><td>U3700</td><td>CRITICAL</td><td></td></tr><tr><td>338S0654</td><td>1</td><td>IC-FW643-E,1394B PHY/OHCI LINK/PCI-E,12</td><td>U4100</td><td>CRITICAL</td><td></td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3693	1	PDC,SLGE3,PRQ,2.00,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ	337S3704	1	PDC,SLGE2,PRQ,2.26,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU_2_26GHZ	337S3680	1	PDC,LGDZ,PRQ,2.40,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ	337S3640	1	PDC,SL3BX,PRQ,2.5,35W,1066,C0,6M,BGA	U1000	CRITICAL	CPU_2_5GHZ	337S3756	1	PDC,SLCFG,PRQ,2.53,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU_2_53GHZ	337S3641	1	PDC,SLB43,PRQ,2.8,35W,1066,C0,6M,BGA	U1000	CRITICAL	CPU_2_8GHZ	338S0710	1	IC,MCP79MXT-B3,35x35MM,BGA1437	U1400	CRITICAL	MCP_B03	338S0694	1	IC,RTL8251CA-VB-GR,GIGE TRANSCEIVER,48P	U3700	CRITICAL		338S0654	1	IC-FW643-E,1394B PHY/OHCI LINK/PCI-E,12	U4100	CRITICAL																				
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																		
337S3693	1	PDC,SLGE3,PRQ,2.00,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ																																																																																		
337S3704	1	PDC,SLGE2,PRQ,2.26,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU_2_26GHZ																																																																																		
337S3680	1	PDC,LGDZ,PRQ,2.40,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ																																																																																		
337S3640	1	PDC,SL3BX,PRQ,2.5,35W,1066,C0,6M,BGA	U1000	CRITICAL	CPU_2_5GHZ																																																																																		
337S3756	1	PDC,SLCFG,PRQ,2.53,25W,1066,R0,3M,BGA	U1000	CRITICAL	CPU_2_53GHZ																																																																																		
337S3641	1	PDC,SLB43,PRQ,2.8,35W,1066,C0,6M,BGA	U1000	CRITICAL	CPU_2_8GHZ																																																																																		
338S0710	1	IC,MCP79MXT-B3,35x35MM,BGA1437	U1400	CRITICAL	MCP_B03																																																																																		
338S0694	1	IC,RTL8251CA-VB-GR,GIGE TRANSCEIVER,48P	U3700	CRITICAL																																																																																			
338S0654	1	IC-FW643-E,1394B PHY/OHCI LINK/PCI-E,12	U4100	CRITICAL																																																																																			
	Programmable Parts																																																																																						
	<table><tr><td>338S0563</td><td>1</td><td>IC,SMC,HS8/2117,9X9MM,TLP,HF</td><td>U4900</td><td>CRITICAL</td><td>SMC_BLANK</td></tr><tr><td>341S2460</td><td>1</td><td>IC,PRGRM,SMC EXTERNAL,K19I</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG</td></tr><tr><td>335S0610</td><td>1</td><td>IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr><tr><td>341S2458</td><td>1</td><td>IC,PRGRM,UNLOCK,K19I</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG</td></tr><tr><td>338S0633</td><td>1</td><td>IC,CYPRS,CY7C63803-LQXC,4X4MM,USB,24-QFN</td><td>U4800</td><td>CRITICAL</td><td>IR_BLANK</td></tr><tr><td>341S2384</td><td>1</td><td>IR,ENCORE II,CY7C63803-LQXC</td><td>U4800</td><td>CRITICAL</td><td>IR_PROG</td></tr><tr><td>337S2983</td><td>1</td><td>IC,PSOC+ W/ USB,56 PIN,MLP,CY8C24794</td><td>U5701</td><td>CRITICAL</td><td>WELLSPRING_BLANK</td></tr><tr><td>341S2503</td><td>1</td><td>IC,TP PSOC,M97,M98</td><td>U5701</td><td>CRITICAL</td><td>WELLSPRING_PROG</td></tr></table>								338S0563	1	IC,SMC,HS8/2117,9X9MM,TLP,HF	U4900	CRITICAL	SMC_BLANK	341S2460	1	IC,PRGRM,SMC EXTERNAL,K19I	U4900	CRITICAL	SMC_PROG	335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK	341S2458	1	IC,PRGRM,UNLOCK,K19I	U6100	CRITICAL	BOOTROM_PROG	338S0633	1	IC,CYPRS,CY7C63803-LQXC,4X4MM,USB,24-QFN	U4800	CRITICAL	IR_BLANK	341S2384	1	IR,ENCORE II,CY7C63803-LQXC	U4800	CRITICAL	IR_PROG	337S2983	1	IC,PSOC+ W/ USB,56 PIN,MLP,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK	341S2503	1	IC,TP PSOC,M97,M98	U5701	CRITICAL	WELLSPRING_PROG																															
338S0563	1	IC,SMC,HS8/2117,9X9MM,TLP,HF	U4900	CRITICAL	SMC_BLANK																																																																																		
341S2460	1	IC,PRGRM,SMC EXTERNAL,K19I	U4900	CRITICAL	SMC_PROG																																																																																		
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK																																																																																		
341S2458	1	IC,PRGRM,UNLOCK,K19I	U6100	CRITICAL	BOOTROM_PROG																																																																																		
338S0633	1	IC,CYPRS,CY7C63803-LQXC,4X4MM,USB,24-QFN	U4800	CRITICAL	IR_BLANK																																																																																		
341S2384	1	IR,ENCORE II,CY7C63803-LQXC	U4800	CRITICAL	IR_PROG																																																																																		
337S2983	1	IC,PSOC+ W/ USB,56 PIN,MLP,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK																																																																																		
341S2503	1	IC,TP PSOC,M97,M98	U5701	CRITICAL	WELLSPRING_PROG																																																																																		
B	Development BOM																																																																																						
	<table><tr><td>PART NUMBER</td><td>QTY</td><td>DESCRIPTION</td><td>REFERENCE DES</td><td>CRITICAL</td><td>BOM OPTION</td></tr><tr><td>085-0737</td><td>1</td><td>K19I MLB DEVELOPMENT</td><td>DEVEL</td><td>CRITICAL</td><td>DEVEL_BOM</td></tr></table>								PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	085-0737	1	K19I MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM																																																																			
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																		
085-0737	1	K19I MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM																																																																																		
	Alternate Parts																																																																																						
	<table><tr><td>PART NUMBER</td><td>ALTERNATE FOR PART NUMBER</td><td>BOM OPTION</td><td>REF DES</td><td>COMMENTS:</td></tr><tr><td>138S0603</td><td>138S0602</td><td></td><td>ALL</td><td>Murata alt to Samsung</td></tr><tr><td>152S0968</td><td>152S0966</td><td></td><td>ALL</td><td>Maglayer alt to Delta</td></tr><tr><td>128S0220</td><td>128S0262</td><td></td><td>ALL</td><td>KEMET alt to SANYO</td></tr><tr><td>152S0778</td><td>152S0693</td><td></td><td>ALL</td><td>CYNTEC AS ALTERNATE</td></tr><tr><td>152S0796</td><td>152S0685</td><td></td><td>ALL</td><td>CYNTEC AS ALTERNATE</td></tr><tr><td>152S0694</td><td>152S0138</td><td></td><td>ALL</td><td>MAGLAYERS AS ALTERNATE</td></tr><tr><td>157S0058</td><td>157S0055</td><td></td><td>ALL</td><td>DELTA AS ALTERNATE</td></tr><tr><td>104S0018</td><td>104S0023</td><td></td><td>ALL</td><td>DALE/VISHAY AS ALTERNATE</td></tr><tr><td>128S0093</td><td>128S0218</td><td></td><td>ALL</td><td>KEMET AS ALTERNATE</td></tr><tr><td>152S0874</td><td>152S0516</td><td></td><td>ALL</td><td>MAGLAYERS AS ALTERNATE</td></tr><tr><td>152S0847</td><td>152S0586</td><td></td><td>ALL</td><td>MAGLAYERS AS ALTERNATE</td></tr></table>								PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	138S0603	138S0602		ALL	Murata alt to Samsung	152S0968	152S0966		ALL	Maglayer alt to Delta	128S0220	128S0262		ALL	KEMET alt to SANYO	152S0778	152S0693		ALL	CYNTEC AS ALTERNATE	152S0796	152S0685		ALL	CYNTEC AS ALTERNATE	152S0694	152S0138		ALL	MAGLAYERS AS ALTERNATE	157S0058	157S0055		ALL	DELTA AS ALTERNATE	104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE	128S0093	128S0218		ALL	KEMET AS ALTERNATE	152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE	152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE																			
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																			
138S0603	138S0602		ALL	Murata alt to Samsung																																																																																			
152S0968	152S0966		ALL	Maglayer alt to Delta																																																																																			
128S0220	128S0262		ALL	KEMET alt to SANYO																																																																																			
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE																																																																																			
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE																																																																																			
152S0694	152S0138		ALL	MAGLAYERS AS ALTERNATE																																																																																			
157S0058	157S0055		ALL	DELTA AS ALTERNATE																																																																																			
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE																																																																																			
128S0093	128S0218		ALL	KEMET AS ALTERNATE																																																																																			
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE																																																																																			
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE																																																																																			
A	BOM Configuration																																																																																						
	<table><tr><td colspan="4">SYNC_MASTER=N/A</td><td colspan="4">SYNC_DATE=N/A</td></tr><tr><td colspan="8">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="8">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="8">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="8">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="8">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table>								SYNC_MASTER=N/A				SYNC_DATE=N/A				NOTICE OF PROPRIETARY PROPERTY								THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING								I TO MAINTAIN THE DOCUMENT IN CONFIDENCE								II NOT TO REPRODUCE OR COPY IT								III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																						
SYNC_MASTER=N/A				SYNC_DATE=N/A																																																																																			
NOTICE OF PROPRIETARY PROPERTY																																																																																							
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																							
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																							
II NOT TO REPRODUCE OR COPY IT																																																																																							
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																							
		APPLE INC.		D051-7903A		SCALE: NONE		SHT 4 OF 83																																																																															
	8	7	6	5	4	3	2	1																																																																															

[illegible]

8		7		6		5		4		3		2		1	
Functional Test Points															
Fan Connectors				SATA ODD Connectors				DC Power Connector				ICT Test Points			
D				Keyboard Connector				Battery Connector				NO_TEST			
C				Airport/BT/Camera Conn.				Power Nets				NO_TEST			
B				SATA HDD Connector				NO_TEST				NO_TEST			
A				KBD Backlight Conn.				NO_TEST				NO_TEST			
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5		4		3		2		1	
8		7		6		5									



Laptopblue



D

C

B

A


D

C

B

A

SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL



CPU Power & Ground

SYNC_MASTER=K24_MLB SYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	10	83

D

C

B

A

D



C

B

A


CPU VCore HF and Bulk Decoupling

4X 330UF. 20X 22UF 0805




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402



SYNC FROM T18
REMOVE NO STUFF CAPS C1220 TO C1231
REMOVE C1244 & C1245
CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

CPU Decoupling

SYNC_MASTER=K24_MLB SYNC_DATE=02/05/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	11	83

D	Use with 920-0620 adapter board to support CPU, MCP debugging.	D
---	--	---

	MCP79-specific pinout
--	-----------------------




Direction of XDP module
Please avoid any obstructions
on even-numbered side of J1300

A

eXtended Debug Port(MiniXDP)	
SYNC_MASTER=K19_MLB	SYNC_DATE=02/05/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

A



MCP CPU Interface

SYNC_MASTER=T18_MLB SYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7903	A
	SCALE	SHT	OF
	NONE	13	83



MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Laptopblue



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Memory Misc	
SYNC_MASTER=T18_MLB	SYNC_DATE=02/05/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7903	A
	SCALE	SHT OF	
	NONE	15	83



MCP PCIe Interfaces

SYNC_MASTER=T18_MLB

SYNC_DATE=02/05/2009


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7903	REV. A
	SCALE NONE	SHT 16	OF 83



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

Interface Mode		
MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB

SYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7903		A
SCALE		SHT	OF	
NONE		17	83	

Laptopblue



```

MCP PCI & LPC
-----
SYNC_MASTER=T18_MLB          SYNC_DATE=02/05/2009
-----
NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


I II NOT TO REPRODUCE OR COPY IT

I II NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```


 APPLE INC.	SIZE D	DRAWING NUMBER 051-7903	REV. A
	SCALE NONE	SHT OF 18 83	

Laptopblue



MCP SATA & USB	
SYNC_MASTER=T18_MLB	SYNC_DATE=02/05/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7903	A
SCALE		SHT	OF
NONE		19	83



MCP HDA & MISC

SYNC_MASTER=T18_MLB SYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: D DRAWING NUMBER: 051-7903 REV.: A

SCALE: NONE SHT: 20 OF: 83





D

C

B

A

D







C

B

A

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.

NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)



23 17	NC MCP RGB RED	==	NC MCP RGB RED	17 23
23 17	NC MCP RGB GREEN	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23
23 17	NC MCP RGB BLUE	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23
23 17	NC MCP RGB HSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23
23 17	NC MCP RGB VSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23
77 23 17	NC CRT IG R C PR	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23 77
77 23 17	NC CRT IG G Y Y	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23 77
77 23 17	NC CRT IG B COMP PB	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23 77
77 23 17	NC CRT IG HSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23 77
77 23 17	NC CRT IG VSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23 77
23 17	NC MCP RGB DAC RSET	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23
23 17	NC MCP RGB DAC VREF	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23
77 23 17	NC MCP TV DAC RSET	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23 77
77 23 17	NC MCP TV DAC VREF	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23 77
23 17	NC MCP CLK27M XTALIN	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23
23 17	NC MCP CLK27M XTALOUT	==	MAKE_BASE=TRUE NO_TEST=TRUE	17 23

MCP Graphics Support

SYNC_MASTER=K19_MLB

SYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7903

REV.

A

SCALE

NONE

SHT

23


OF

83


D

D


RTC Power Source




RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD





Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



System Reset Circuit



SB Misc

SYNC_MASTER=WFERRY_K19I SYNC_DATE=01/06/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	24	83

Page Notes


Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN
NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=K24_MLB SYNC_DATE=02/05/2009


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	25	83





D

C

B

A

D


C

B

A

DDR3 RESET Support

Required becaues MCP79 does not meet DDR3 spec power-up reset timing requirement.



DDR3 Support

SYNC_MASTER=T18_MLB SYNC_DATE=02/05/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	28	83



D

C

B


A

D

C

B

A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
516-0225	1	CONN,SD CARD, OPTN B	J3500	CRITICAL	

SECUREDIGITAL CARD READER

SYNC_MASTER=K19_MLB

SYNC_DATE=03/23/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7903

REV.

A

SCALE


NONE

SHT

30

OF

83



D

C

B

A

D

C


B

A

WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))


NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



3.3V ENET FET

@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL
Q3810
NTR4101P
SOT-23-HF




MOBILE:

Recommend aliasing PM_SLP_RMGT_L and
=P3V3ENET_EN. Nets separated on
ARB for alternate power options.

1.05V ENET FET

1.8V Vgs

CRITICAL
Q3840
SI2312BDS
SOT23




Non-ARB:

Recommend aliasing PM_SLP_RMGT_L and
=P1V05ENET_EN. Nets separated on
ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



PLACEMENT_NOTE=Place close to U1400

Ethernet & AirPort Support

SYNC_MASTER=K19_MLB SYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7903

REV.

A

SCALE

NONE

SHT

32

OF


83

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



```

Ethernet Connector
-----
SYNC_MASTER=K19_MLB          SYNC_DATE=03/13/2009
-----
NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

III NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```



APPLE INC.

SIZE D	DRAWING NUMBER 051-7903	REV. A
SCALE NONE	SHT 33	OF 83

8

7

6

5











4

3

2

1

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0556	1	RES,549mOHM,1%,1/16W,0402	R4100	CRITICAL	



FireWire LLC/PHY (FW643E)

SYNC_MASTER=T18_MLB SYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	34	83

Laptopblue

Power aliases required by this page:

- =PPBUS_S5_FWPWRSM (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)

Signal aliases required by this page:

(NONE)


BOM options provided by this page:

3.3V FW FET


@ 2.5V V_{gs} :

Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL
Q4291
NTR4101P
SOT-23-HF



Late-VG Event Detection



FireWire Port Power

SYNC_MASTER=K19_MLB

SYNC_DATE=03/18/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	
SCALE	SHT	OF
NONE	35	83

D

FileWire Design Guide (FWDG 0.6, 3/14/03)


- Port "1" Bilingual (1394B)



C

- AREF needs to be isolated from all local grounds per 1394b spec
- When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)
- BREF should be hard-connected to logic ground for speed signaling and connection

A



NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

--	--

D

C

B

A

D


C

B


A

ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.




SATA ODD Port



SATA HDD Port




SATA Connectors	
SYNC_MASTER=K19_MLB	SYNC_DATE=03/23/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	37	83


Left USB Port A



Left USB Port B



IR SUPPORT



Front Flex Support

SYNC_MASTER=K19_MLB SYNC_DATE=02/05/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	39	83



SMC Reset "Button" / Brownout Detect




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	Intersil ISL60002-33


Debug Power "Buttons"




System (Sleep) LED Circuit




SMC Aliases




Unused Pins




SMC Crystal Circuit




SMC FSB to 3.3V Level Shifting



SMC Pull-ups



SMC Pull-downs



SMC Support

SYNC_MASTER=(K19_MLB)	SYNC_DATE=(11/25/2008)
-----------------------	------------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------


D	051 7903
---	----------

D	051-7903
---	----------


SCALE	SHT	OF
	47	63

NONE	41	83
------	----	----


LPC+SPI Connector



Alternate SPI ROM Support



SPI MUX BYPASS



LPC+SPI Debug Connector

SYNC_MASTER=K19_MLB SYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	42	83



D

D

C

C

B

B


A

A


87654321

87654321


CPU Voltage Sense / Filter



MCP Voltage Sense / Filter



PBUS VOLTAGE SENSE ENABLE & FILTER



VOLTAGE SENSING

SYNC_MASTER=K24_MLB SYNC_DATE=02/05/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	44	83

D

C

B

A


D

C


B

A


MCP MEM VDD Current Sense / Filter




MCP VCore Current Sense Filter




MCP/CPU 1.05V AND CPU VCore High-Side Current Sense / Filter




CPU VCore Load Side Current Sense / Filter



Battery (BMON) Current Sense, MUX & Filter



DC-IN (AMON) Current Sense Filter



Current Sensing

SYNC_MASTER=WFERRY_K19I SYNC_DATE=12/16/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	45	83




REPLACED 518S0521 WITH 518S0519

Thermal Sensors		
SYNC_MASTER=K24_MLB		SYNC_DATE=02/05/2009
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	46	83



Laptopblue



Fan

SYNC_MASTER=K24_MLB	SYNC_DATE=02/05/2009	7
---------------------	----------------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D

D	051-7903
---	----------

A


SCALE

NONE

SHT

47

--	--



D

C

B

A

D


C

B


A

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD FLEX CONNECTOR



3V3 LDO FOR IPD



KEYBOARD BACKLIGHT DRIVING AND DETECTION




To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
LOW = keyboard backlight present
HIGH= keyboard backlight not present
BOM OPTION: KBDLED_YES
TURNED ON FOR BEST MLB CONFIG
R5853 ALWAYS PRESENT

J5815 pin 1 is grounded on keyboard backlight flex

KBD BACKLIGHT CONNECTOR



WELLSPRING 2	
SYNC_MASTER=K24_MLB	SYNC_DATE=02/25/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


 APPLE INC.	SIZE D	DRAWING NUMBER 051-7903	REV. A
	SCALE NONE	SHT 49	OF 83


A

A


```
R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC
```



 APPLE INC.	SIZE D	DRAWING NUMBER 051-7903	REV. A
	SCALE NONE	SHT OF 50 83	

 APPLE INC.

SIZE D	DRAWING NUMBER 051-7903	REV. A
SCALE NONE	SHT 50	OF 83



D

C

B


A

D

C

B

A



MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected
with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=K19_MLBSYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	52	83





AUDIO: LINE INPUT FILTER


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D	DRAWING NUMBER 051-7903	REV. A
SCALE NONE	SHT 54 OF 83	

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



AUDIO: HEADPHONE FILTER

SYNC_MASTER=K19_MLB SYNC_DATE=02/05/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	55	83

D



D




AUDIO:SPEAKER AMP	
SYNC_MASTER=K19_MLB	SYNC_DATE=02/05/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

YNC_DATE=02/05/2009

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

	SIZE	DRAWING NUMBER	REV.
D		351-5300	



SCAL


E		SHT


NON

56

6

83





78048-0573
M-RT-SM

PP18V5 DCIN FUSE
MIN LINE WIDTH=1mm

6AMP-24V

PPDCIN S5

7 59 60



connected.

R6961


100
2,400 A.1

SMC LTD.

SMC LTD. B

100
5
7

NC X NC

[illegible]

MECH. Dwg. 805

P3V42G3H

MIN. LINE WIDTH=0.3 mm

MIN. NECK WIDTH=0.3 mm

VOLTAGE=8.5V

P3V42G3H BOOST

518-0358

CRITICAL

8 SHDN* DFN

SW 4 P3V42G3H SW 2


MIN MIN WIDTH=0.25 mm CDP4AD19FHF-45

Vout = 3.425




SYNC_MASTER=K19_MLB	SYNC_DATE=03/18/2025
NOTICE OF PROPRIETARY PROPERTY	


	D	051-7903	A
--	---	----------	---



Laptopblue



Laptopblue



D

D

C


C

B

B


A

A




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	Cyrtac alternate to RegLayers

5V / 3.3V Power Supply		
SYNC_MASTER=WFERRY_K191		
SYNC_DATE=01/13/2009		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	62	83



1.5V DDR3 Supply

SYNC_MASTER=K19_MLB SYNC_DATE=02/04/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7903

REV.

A

SCALE


NONE

SHT

63

OF

83



VID<2:0>	VOLTAGE
000	1.05V
001	1.00V
010	0.95V
011	0.90V
100	0.85V
101	0.80V
110	0.75V
111	0.70V

MCP CORE REGULATOR

SYNC_MASTER=K19_MLB SYNC_DATE=02/03/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

SIZE	DRAWING NUMBER
------	----------------


REV.

SCALE	

SHT

SHT

--	--



M99 differences from last sync on 12/03/07 to T18 MLB:
1. Tied THERMAL_PAD to PGND. GND and THERMAL_PAD disconnected.

CPU VTT Power Supply

SYNC_MASTER=(K19_MLB)SYNC_DATE=(12/05/2008)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7903	A
SCALE		SHT	OF
NONE		65	83


1.8V S0 SWITCHER



1.05V S0 PLL LDO



MCP 1.05V S5 (AUXC) SUPPLY



MISC POWER SUPPLIES

SYNC_MASTER=K24_MLB SYNC_DATE=02/25/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	66	83

D

C

B


A


D

C

B


A





MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.




POWER FETS

SYNC_MASTER=K24_MLB SYNC_DATE=03/12/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	68	83



LVDS Display Connector

SYNC_MASTER=K19_MLS SYNC_DATE=02/05/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	69	83

D

C

B

A


D

C

B

A

17	=MCP_HDMI_TXC_P	==	DP_ML_P<3>	71	82			
17	=MCP_HDMI_TXC_N	==	DP_ML_N<3>	71	82			
17	=MCP_HDMI_TXD_P<0>	==	DP_ML_P<2>	71	82			
17	=MCP_HDMI_TXD_N<0>	==	DP_ML_N<2>	71	82			
17	=MCP_HDMI_TXD_P<1>	==	DP_ML_P<1>	71	82			
17	=MCP_HDMI_TXD_N<1>	==	DP_ML_N<1>	71	82			
82	71	70	17	DP_ML_P<0>	71	70	71	82
82	71	70	17	DP_ML_N<0>	71	70	71	82
71	70	17	DP_HPD	==	DP_HPD	17	70	71
70	17	DP_IG_DDC_CLK	==	DP_IG_DDC_CLK	17	70		
70	17	DP_IG_DDC_DATA	==	DP_IG_DDC_DATA	17	70		



DISPLAYPORT SUPPORT

SYNC_MASTER=K24_MLB SYNC_DATE=12/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D


DRAWING NUMBER
051-7903

REV.
A

SCALE
NONE

SHT
70

OF
83



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2670	1	IC,LP8543,WHT LED BKLTT,PROD	U9701	CRITICAL	

LCD BACKLIGHT DRIVER

SYNC_MASTER=K19_MLB

SYNC_DATE=02/10/2009


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7903	A
SCALE	SHT	OF
NONE	72	83



*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.
*PPVOUT_S0_LCDBKLT_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
* LVDS_IG_BKL_PWM SHOULD BE AWAY FROM BOOST CIRCUIT



MCP HAS INTERNAL 10K PULL-UP FOR THESE SIGNALS

LCD Backlight Support			
SYNC_MASTER=K24_MLB		SYNC_DATE=03/16/2009	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER		REV.
D	051-7903		A
SCALE	SHT	OF	
NONE	73	83	

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
All DQS pairs should be matched within 100 ps of clocks.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
DQS intra-pair matching should be within 1 ps, inter-pair matching shoulw be within 180 ps
No DQS to clock matching requirement.
CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
A/BA/cmd signals should be matched within 5 ps of CLK pairs.
All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	14 26
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	14 26
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	14 26
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS_L<3..0>	14 26
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	14 26
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	14 26
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	14 26
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS_L	14 26
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS_L	14 26
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE_L	14 26
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	14 26
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	14 26
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	14 26
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	14 26
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	14 26
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	14 26
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	14 26
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	14 26
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	14 26
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	14 26
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	14 26
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	14 26
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	14 26
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	14 26
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	14 26
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	14 26
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	14 26
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	14 26
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	14 26
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	14 26
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	14 26
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	14 26
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	14 26
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	14 26
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	14 26
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	14 26
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	14 26
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	14 26
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	14 26
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	14 26
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	14 26
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	14 26
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	14 27
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	14 27
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	14 27
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS_L<3..0>	14 27
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	14 27
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	14 27
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	14 27
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS_L	14 27
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS_L	14 27
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE_L	14 27
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	14 27
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	14 27
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	14 27
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	14 27
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	14 27
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	14 27
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	14 27
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	14 27
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	14 27
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	14 27
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	14 27
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	14 27
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	14 27
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	14 27
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	14 27
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	14 27
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	14 27
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	14 27
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	14 27
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	14 27
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	14 27
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	14 27
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	14 27
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	14 27
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	14 27
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	14 27
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	14 27
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	14 27
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	14 27
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	14 27
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	14 27
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	14 27
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	15
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	15

Memory Constraints

SYNC_MASTER=T18_MLB SYNC_DATE=02/05/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7903 REV. A

SCALE NONE SHT 76 OF 83

8

7

6

5

4

3

2

1

<

[illegible]



D

C

B

A

D











C

B





A

8		7			6		
<div> <div>PHYSICAL_RULE_SET</div> <div>LAYER</div> <div>ALLOW ROUTE ON LAYER?</div> <div>MINIMUM LINE WIDTH</div> <div>MINIMUM NECK WIDTH</div> <div>MAXIMUM NECK LENGTH</div> <div>DIFFPAIR PRIMARY GAP</div> <div>DIFFPAIR NECK GAP</div> </div>							
1TO1_DIFFPAIR		*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SMBUS_SMC_A_S3_SCL	SMB_55S	SMR	SMBUS_SMC_A_S3_SCL 6 29 40 43 49
	SMBUS_SMC_A_S3_SDA	SMB_55S	SMR	SMBUS_SMC_A_S3_SDA 6 29 40 43 49
	SMBUS_SMC_B_S0_SCL	SMB_55S	SMR	SMBUS_SMC_B_S0_SCL 40 43 46
	SMBUS_SMC_B_S0_SDA	SMB_55S	SMR	SMBUS_SMC_B_S0_SDA 40 43 46
	SMBUS_SMC_0_S0_SCL	SMB_55S	SMR	SMBUS_SMC_0_S0_SCL 40 43 46 51
	SMBUS_SMC_0_S0_SDA	SMB_55S	SMR	SMBUS_SMC_0_S0_SDA 40 43 46 51
	SMBUS_SMC_BSA_SCL	SMB_55S	SMR	SMBUS_SMC_BSA_SCL 6 40 43 59 60
	SMBUS_SMC_BSA_SDA	SMB_55S	SMR	SMBUS_SMC_BSA_SDA 6 40 43 59 60
	SMBUS_SMC_MGMT_SCL	SMB_55S	SMR	SMBUS_SMC_MGMT_SCL 26 37 40 43
	SMBUS_SMC_MGMT_SDA	SMB_55S	SMR	SMBUS_SMC_MGMT_SDA 26 37 40 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	60
		1T01_DIFFPAIR		CHGR_CSI_N	60
	CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	60
		1T01_DIFFPAIR		CHGR_CSO_N	60

SMC Constraints			
SYNC_MASTER=T18_MLB		SYNC_DATE=02/05/2009	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE D	DRAWING NUMBER 051-7903	REV. A	
SCALE NONE	SHT 81	OF 83	



APPLE INC.

SIZE D	DRAWING NUMBER 051-7903	REV. A
SCALE NONE	SHT 81	OF 83

	8	7	6	5	4	3	2	1
	K19i Board-Specific Physical & Spacing Constraints							
	BOARD LAYERS			BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
	TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA			MM	15.2
D	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	DEFAULT	*	Y	=50_OHM_SE	0.080 MM	12.7 MM	0 MM	0 MM
	STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
	55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM			
	50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM			
	40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
	27P4_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD
C	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
	70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.151 MM	0.151 MM	=STANDARD	0.224 MM	0.224 MM
	70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.200 MM	0.200 MM
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
	90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM
	90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
	100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM
	100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	100_OHM_DIFF_HDD	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
	100_OHM_DIFF_HDD	ISL3, ISL4, ISL9, ISL10	Y	0.083 MM	0.083 MM		0.400 MM	0.400 MM
	100_OHM_DIFF_HDD	TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.400 MM	0.400 MM
B	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
	110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
	110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
	1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
A								
	8	7	6	5	4	3	2	1

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_LPC	*	BGA	BGA_P2MM
CLK_PCI	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA	STANDARD
MEM_40S_VDD	BGA	STANDARD

SIZE	DRAWING NUMBER	REV.
D	051-7903	A

SCALE	SHT	OF
NONE	83	83

 APPLE INC.

K19i PCB Rule Definitions

SYNC_MASTER=WFERRY_K19I SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART