

Hadley15" Schematics Document

Haswell ULT

2013-06-28
REV : A00

DY : None Installed
UMA: UMA only installed
OPS: Optimus solution installed.
eDP: Support eDP Panel installed.
LVDS: Support LVDS Panel installed.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Hadley 15"

Rev
X02


Date: Friday, June 28, 2013

Sheet 1 of 101

Hadly15 Block Diagram


www.gdzbw.com

Project code : 9147101001
PCB P/N : 12311-1
Revision : A00



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)


Size
A3


Document Number
Hadley 15"

Date: Friday, June 28, 2013



Rev
X02

Sheet 3 of 101





<Core Design>



PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT
	1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)Size
A3

Document Number


Hadley 15"Rev
X02

Date: Friday, June 28, 2013

Sheet 6 of 101


SSID = CPU

www.qdzbwx.com






Layout Note:


1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Lwngh match<25mil



[46] VCC_SENSE <<<



[24,46] IMVP_PWRGD >>>




<Core Design>


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC CORE)		
Size	Document Number	Rev			
A3		Hadley 15"			X02
Date:	Friday, June 28, 2013	Sheet	7	of	101

HDMI




SSID = CPU




<Core Design>

SSID = CPU



SSID = CPU

www.qdzbwx.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(Power CAP2)

Size
A3


Document Number


Hadley 15"

Rev
X02

Date: Friday, June 28, 2013


Sheet 11 of 101





(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

M1&M3

Size

A3

Document Number

Hadley 15"

Date: Friday, June 28, 2013

Rev

X02

Sheet 14 of 101

www.qdzbwx.com




CPU (EDP SIDEBAND/GPIO/DDI)

Rev
X02

Sheet 15 of 101

PCIE Table

Port	Device	Share BUS
1	N/A	USB3.0_3
2	N/A	USB3.0_4
3	WLAN	
4	LAN+ Card reader	
5 (4lane)	GPU	
6 (4lane)	N/A	SATA0~3




Layout Note:

1. PCIE_RCOMP/ PCIE_IREF trace width=12~15mil
2. Isolation Spacing: 12mil
3. Total trace length<500mil


USB 2.0 Table

Pair	Device
0	USB3.0 Port2
1	USB3.0 port1 (with Power Share)
2	USB3.0 Port3
3	USB3.0 Port4
4	CAMERA
5	WLAN
6	Touch Panel
7	N/A






Layout Note:

1. USB_COMP using 50 ohm single-ended impedance
2. Isolation Spacing :15mil
3. Total trace length<500mil




POH stripping: www.qdzbwx.com



SSID = CPU

www.qdzbw.com




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (CLK/SMB/LPC/SPI)**
Size: A3 Document Number: **Hadley 15"** Rev: **X02**
Date: Friday, June 28, 2013 Sheet: 18 of 101

SSID = CPU

www.qdzbwx.com



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title			CPU (RTC/SATA/HDA/JTAG)		
Size	Document Number		Rev		
A3			Hadley 15"	X02	
Date:	Friday, June 28, 2013	Sheet	19	of	101

SSID = CPU

www.qdzbwx.com




GPIO[47:44]=[1,1,1,1] for SODIMM configuration



BIOS strap pin:

BIOS UMA/DIS Strap pin		
	BOARD_ID1	BOARD_ID2
PX(AMD)	0	0
DIS	0	1
UMA	1	0
Optimus(NV)	1	1



PCH strap pin:

NO REBOOT	
HDA_SPKR	★ Low = Disable (Default) High = Enable

The internal pull-down is disabled after PLTRST# deasserts

Top-Block Swap Override mode	
SDIO_D0 / GPIO66	High = Enable "Top-Block swap" mode (Default) ★ Low = Disable "Top-Block swap" mode





The internal pull-down is disabled after PLTRST# deasserts

TLS Confidentiality	
GPIO15	★ Low = Disable Intel ME Crypto TLS High = Enable Intel ME Crypto TLS

The internal pull-down is disabled after RSMRST# deasserts.


Boot BIOS Strap Bit BBS	
Boot BIOS Destination	★ Low = SPI High = LPC

The internal pull-down is disabled after PLTRST# deasserts



Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12-15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (GPIO)		
Size A3	Document Number	Rev X02	
Hadley 15"			
Date: Friday, June 28, 2013	Sheet 20	of 101	

SSID = CPU



<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			RSVD	
Size	Document Number	Hadley 15"		Rev
A3				X02
Date:	Friday, June 28, 2013	Sheet	22	of 101

SSID = CPU

www.qdzbw.com



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A3

Document Number

Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 23 of 101

SSID = KBC

www.qdzbx.com

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

Layout Note:
Need very close to EC

PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
X03	100.0K	47.0K	2.24V
A00	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.38V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V

MODEL ID DET	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
(DOH50)UMA	100.0K	10.0K(64.10035GDL)	3.0V
(DOH50)UMA/dP	100.0K	13.7K(64.13735GDL)	2.902V
(DOH50)DIS	100.0K	17.8K(64.17835GDL)	2.801V
(DOH50)DIS/dP	100.0K	22.1K(64.22135GDL)	2.702V
(DOH50)UMA/VDS	100.0K	27.0K(64.27035GDL)	2.593V
(DOH50)DIS/VDS	100.0K	32.4K(64.32435GDL)	2.402V
(DOH50)UMA/LVDS	100.0K	43.2K(64.43235GDL)	2.304V
(DOH50)DIS/LVDS	100.0K	49.9K(64.49935GDL)	2.201V
(DOH50)UMA/LVDS/dP	100.0K	57.6K(64.57635GDL)	2.093V
(DOH50)DIS/LVDS/dP	100.0K	64.9K(64.64935GDL)	1.995V
(DOH50)UMA/LVDS/dP	100.0K	82.8K(64.82835GDL)	1.808V
(DOH50)DIS/LVDS/dP	100.0K	93.1K(64.93135GDL)	1.709V
(DOH50)UMA/LVDS/dP	100.0K	107K(64.10735GDL)	1.594V
(DOH50)DIS/LVDS/dP	100.0K	130K(64.13035GDL)	1.493V
(DOH50)UMA/LVDS/dP	100.0K	137K(64.13735GDL)	1.392V
(DOH50)DIS/LVDS/dP	100.0K	154K(64.15435GDL)	1.290V
(DOH50)UMA/LVDS/dP	100.0K	200K(64.20035GDL)	1.093V
(DOH50)DIS/LVDS/dP	100.0K	232K(64.23235GDL)	0.994V

X01 0321
ECSC# KBC OR0402-PAD-2-GP 1 R2408 >>> EC_SC# [20]
ECSM# KBC OR0402-PAD-2-GP 1 R2409 >>> EC_SM# [19]
ECSSW# KBC OR0402-PAD-2-GP 1 R2410 >>> EC_SW# [20]

AG IN KBC# R2426 1 100K R2427 1-GP
USB DET# R2411 1 500K R2428 1-GP
BAT SCL R2401 4 10K SRN4K72-8-GP
ECRST# R2418 1 10K R2429 3-GP

AC IN# R2413 1 100K R2424 1-GP
BAT IN# R2414 1 100K R2425 1-GP
OVER CURRENT PS# R2424 1 100K R2426 1-GP
FAN TACH1 R2415 1 10K R2427 3-GP


LID CLOSE# R2421 1 100K R2422 1-GP
AC IN# R2430 2 100K R2431 2-GP
PSL IN# R2430 2 100K R2431 2-GP

USBDET_CON# >>> [34]
KBC_CN# GATE L R2431 1 100K R2432 1-GP
KBC_CN# GATE L R2431 1 100K R2432 1-GP

SS_ENABLE R2438 1 10K R2439 3-GP
SS_ENABLE R2438 1 10K R2439 3-GP
SS_ENABLE R2438 1 10K R2439 3-GP


SSID = Flash.ROM

SPI Flash ROM(8M) for PCH




Source	QUAD/DUAL fast read	DUAL fast read
72.25Q64.K01	o	o
72.25647.00A	o	o

Single SPI shared flash connection (SPI Quad I/O mode)



Refer to "NCPE985x/ NPCE995x board design reference guide"

SSID = RBATT



<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Flash/RTC			
Size A3	Document Number Hadley 15"		Rev X02
Date: Friday, June 28, 2013	Sheet 25	of 101	




SSID = Thermal

www.qdzbwx.com

Fan controller1



www.qdzbwx.com



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	Audio Codec ALC3223
-------	----------------------------

Size	Document Number	Rev
Custom	Hadley 15"	X02

Date: Friday, June 28, 2013 Sheet 27 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title

Size
A3

Document Number
Hadley 15"
















Rev
X02

Date: Friday, June 28, 2013Sheet 28 of 101



SSID = LOM

www.qdzbwx.com




0110 add CAP need close to chip

Pin12 Pull VCC33 (3D3V_S0) Supported RTD3

[24] LAN_WAKE# <<< ISOLATE#

[18] CLK_PCIE_LAN_REQ#4 <<< PLT_RST# LAN



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LOM(RTL8411B)

Hadley 15"

Rev X02



Date: Friday, June 28, 2013

Sheet 30 of 101

SSID = LOM



www.qdzbwx.com

GIGA LAN TransFormer



Layout:
Place near RJ45


AFTP3107	1	MDO0+
AFTP3102	1	MDO0-
AFTP3101	1	MDO1+
AFTP3103	1	MDO2+
AFTP3104	1	MDO2-
AFTP3106	1	MDO1-
AFTP3105	1	MDO3+
AFTP3108	1	MDO3-



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title



Reserved

Size	Document Number	Rev
A3	<i>Hadley 15"</i>	<i>X02</i>



Date: Friday, June 28, 2013	Sheet 32 of 101
-----------------------------	-----------------

SSID = SDIO

www.qdzbwx.com




Reserve EMI Cap, 0107 CLK Cap DY




<Core Design>


SSID = USB




www.qdzbxw.com



www.qdzbwx.com



SB/ (pin 8)	SEL(pin 4)	Feature	pin 1 role (INT or INT/)
0	0	Auto S & C without mouse/keyboard pass through	INT or INT/
0	1	Auto S & C with mouse/keyboard pass through	INT or INT/
1	0	S0 charging with SDP only	INT or INT/
1	1	S0 charging with CDP or SDP only (depending on external device)	INT or INT/
0	M= (1/2)*V _{DD}	Test Mode, M = V _{DD/2} = (1/2)*V _{DD}	



Vendor	Vendor P/N	Wistron P/N	Priority
Silergy	SY6288DCAC	74.06288.A79	1ST
DII (Diodes)	AP2301MPG-13	74.02301.071	2ND
GMT	G547I2P81U	74.00547.F79	3RD

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

USB Power SW

Rev

Hadley 15"

Sheet 35 of 101

The schematic diagram illustrates the power supply section of the A00 0618 module. It features two input pins on the left: [49] 1D35V_VTT_PWRGD and [7,48] 1D05V_VTT_PWRGD. The 1D35V_VTT_PWRGD pin is connected to a 1KR2J-1-GP resistor (R3601), which is then connected to the 3D3V_S0 pin of the A00 0618 module. The 1D05V_VTT_PWRGD pin is connected to a 1D0R402-PAD-2-GP resistor (R3610), which is then connected to the 1D05V_VTT_PWRGD pin of the A00 0618 module. The A00 0618 module is represented by a black component symbol with pins labeled 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100. The 3D3V_S0 pin is connected to a 3D3V_S0 input on the right, which is also connected to a 1D05V_VTT_PWRGD input on the right. The 1D05V_VTT_PWRGD pin is connected to a 1D05V_VTT_PWRGD input on the right, which is also connected to a 1D05V_VTT_PWRGD input on the right.

SSID = Reset.Suspend

www.qdzbwx.com

Layout Note:

Place Close SO-DIMMA.

SA_DIMM_VREFDQ
SODIMM1

M_VREF_CA_DIMMA

SB_DIMM_VREFDQ
SODIMM2

M_VREF_CA_DIMMB

0D675V_VTTREF

0R2J-2-GP
R3704

1D35V_S3

R3706
1K8R2F-GP

R3703
1K8R2F-GP

R3705
0R0402-PAD-2-GP

2R2F-GP
R3708

C3701
SCD022U16V2JX-GP

+V_VREF_PATH3

R3707
24D9R2F-L-GP

Close to DIMM
S3 Power Reduction Circuit PM_DRAM_PWRGD

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S3 Power Reduction

Size
A3

Document Number

Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 37 of 101



DSW


Hadley 15"

X02

Sheet 38 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013


Reserved

Rev
X02

Sheet 39 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013


Reserved

Rev
X02

Sheet 40 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number <i>Hadley 15"</i>	Rev <i>X02</i>
------------	--------------------------------------	-------------------

Date: Friday, June 28, 2013	Sheet 41 of 101
-----------------------------	-----------------

SSID = PWR.Support


www.qdzbwx.com

0103 Add EC4203

ndde close to EL4202


Layout Note:

PSID Layout width > 25mil




<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCIN			
Size	Document Number	Rev	
A3		X02	
Date: Friday, June 28, 2013		Sheet 42 of 101	



0109 DY PD4301~4303



Layout Note:


Place near Battery CONN

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			BATT CONN	
Size	Document Number	Rev		
A3	Hadley 15"	X02		
Date:	Friday, June 28, 2013	Sheet	43	of 101




www.qdzbwx.com



SSID = CPU.Regulator

www.qdzbwx.com



<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			TPS51622 CPUCORE(1/2)		
Size			Document Number		
A3			Hadley 15"		
Date:			Friday, June 28, 2013		
Sheet			46 of 101		
Rev			X02		

SSID = CPU.Regulator

www.qdzbwx.com



28W CPU need stuff PC4743, PC4728, PC4739, PC4724, PC4735, PC4738

0318 Add EC4702, need close to PC4741


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51622 CPUCORE(2/2)**


Size A3 Document Number **Hadley 15"** Rev **X02**

Date: Friday, June 28, 2013 Sheet 47 of 101



SSID = PWR.Plane.Regulator 1p35v0p675v

www.qdzbwx.com



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE

PR4608	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOKE 1.0UH PCMB104T-1R0M/ 3.3mohm/ Isat =28A rms /68.1R01C.10Q
O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
H/S: SIR172ADP-T1-GE3 / 8.5mohm/10.5mOhm@4.5Vgs/ 84.00172.A37
L/S: SIR12DP-T1-GE3 / 4.4mohm/6mOhm@4.5Vgs/ 84.SRA12.037

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	TPS51216 +1.35V SUS		
Size	Document Number	Rev	
A3	Hadley 15"	X02	
Date:	Friday, June 25, 2010	Sheet	49 of 101

www.qdzbwx.com

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)TPS51312 1D8V			
Size A3	Document Number Hadley 15"		Rev X02
Date: Friday, June 28, 2013	Sheet	50 of	101

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		<i>(Reserved)</i> TPS51312 1D8V	
Size A3	Document Number	Hadley 15"	Rev X02
Date:	Friday, June 28, 2013	Sheet 50 of	101




Title			
(Reserved)TPS51312 1D8V			
Size A3	Document Number	Rev	
	Hadley 15"	X02	
Date:	Friday, June 28, 2013	Sheet 50 of	101

SSID = PWR.Plane.Regulator_1p5v

www.qdzbwx.com


TLV70215DBVR for 1D5V_S0



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RT9198-15PU5R 1D5V			
Size A3	Document Number	Hadley 15"	Rev X02
Date: Friday, June 28, 2013	Sheet	51	of 101


SSID = VIDEO




LVDS / EDP Colay Page 53
PL Page 53.

EC (BIST MODE)


Pin	eDP	LVDS	Pin	eDP	LVDS
1	LCDVDD	LCDVDD	16	NC	LVDS_DATA2#
2	LCDVDD	LCDVDD	17	NC	LVDS_DATA2
3	LCDVDD	LCDVDD	18	GND	GND
4	LCDVDD	LCDVDD	19	NC	LVDS_CLK#_R
5	EDP_HP	3D3V_ROM	20	NC	LVDS_CLK_R
6	LCD_TST_C	LCD_TST_C	21	GND	GND
7	EDP_AUX	LVDS_DDC_CLK	22	GND	GND
8	EDP_AUX#	LVDS_DDC_DAT	23	GND	GND
9	GND	GND	24	DBC_EN	DBC_EN
10	EDP_TX0N	LVDS_DATA0#	25	BRIGHTNESS	BRIGHTNESS
11	EDP_TX0P	LVDS_DATA0	26	BLON_OUT	BLON_OUT
12	GND	GND	27	Color_Engine	Color_Engine
13	EDP_TX1N	LVDS_DATA1#	28	NC	NC
14	EDP_TX1P	LVDS_DATA1	29	DCBATOUT_LCD	DCBATOUT_LCD
15	GND	GND	30	DCBATOUT_LCD	DCBATOUT_LCD



eDP/ LVDS select circuit




INVERTER POWER




Touch panel


X02 remove TPNL1




0307 modify




X02 change DATA connection



Camera Power




CAMERA



need close to connector

LCDVDD



Layout Note:
Trace width = 80mil

Layout Note:
Trace width = 80mil


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taichung Hsien 221, Taiwan, R.O.C.














File	LCD Connector		Rev
Size	Document Number		X02
Custom			
Date:	Friday, June 28, 2013	Sheet	52 of 101

LVDS & EDP Colay

Layout Note:
Place near U5301



Brightness



Operation Mode Table

		PIN47	
		0	1
PIN48	0	X	EP Mode
	1	ROM	EEPOM





<Core Design>



Title			
LVDS Switch			
Size	Document Number		Rev
Custom	Hadley 15"		X02
Date:	Friday, June 28, 2013	Sheet 53 of	101


SSID = VIDEO

www.qdzbw.com



(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	<i>Hadley 15"</i>	X02

Date: Friday, June 28, 2013	Sheet 55 of 101
-----------------------------	-----------------

**Layout Note:**

AC coupling Cap;
place near CONN(<100mils)




Table 1: Tx/Rx EQ & DE Pulse Width Settings

DE1/DE2	CH1/CH2De-Emphasis dB(@6Gbps)
NC (default)	-6
0	0
1	-3

EQ1/EQ2	CH1/CH2Equalization dB (@6Gbps)
NC (default)	0
0	7
1	14

DEW1/DEW2	Device Function→ DE Width for CH1/CH2
0	De-Emphasis Pulse Width Short (recommended setting when link operates at SATA 1.5/3.0/6.0 Gbps)
1 (default)	De-Emphasis Pulse Width Long (recommended setting when link operates at SATA 1.5/3.0 Gbps speed only)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title HDD		
Size A3	Document Number Hadley 15"	Rev X02
Date: Friday, June 28, 2013	Sheet 56	of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"




Rev
X02

Date: Friday, June 28, 2013

Sheet 57 of 101

SSID = Wireless

www.qdzbwx.com



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			WLAN/BT	
Size	Document Number	Rev		
A3	Hadley 15"	X02		
Date:	Friday, June 28, 2013	Sheet	58	of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Hadley 15"	X02

Date: Friday, June 28, 2013	Sheet 59 of 101
-----------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Rev
X02




Date: Friday, June 28, 2013Sheet 60 of 101

SSID = User.Interface



www.qdzbwx.com

PWRBTN CONN


Battery LED1(Amber_LED)
LOW acted from KBC GPIO





Power & Battery LED2(White_LED)
LOW acted from KBC GPIO



LED board CONN



SATA HDD LED




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title: **LED Bar/Power Button**
Size A3 Document Number: **Hadley 15"** Rev: **X02**
Date: Friday, June 28, 2013 Sheet 61 of 101

SSID = KBC

Internal Keyboard Connector





CAP LED Control
LOW acted from KBC GPIO




SSID = Touch.Pad


www.qdzbwx.com

Touch Pad Connector






A00 0618



A00 0618



<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			IO Board Connector	
Size	Document Number	Rev		
A3	Hadley 15"	X02		
Date: Friday, June 28, 2013		Sheet	63	of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 28, 2013


Sheet 64 of 101

SSID = DEBUG PORT

www.qdzbwx.com

Debug Connector

A00 0625



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A3

Document Number

Hadley 15"

Rev
X02

Date: Friday, June 28, 2013


Sheet 65 of 101

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Hadley 15"		Rev X02
Date: Friday, June 28, 2013		Sheet 66	of 101

- | - no via, trace, under the sensor (keep out area around 2mm)
- | - stay away from the screw hole or metal shield soldering joints
- | - design PCB pad based on our sensor LGA pad size (add 0.1mm)
- | - solder stencil opening to 90% of the PCB pad size
- | - mount the sensor near the center of mass of the NB as possible as you can



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013


Reserved

Rev
X02

Sheet 68 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013


Reserved

Rev
X02

Sheet 69 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013


Reserved

Rev
X02

Sheet 70 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013


Reserved

Rev
X02

Sheet 71 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013Sheet 72 of 101





SSID = VIDEO

www.qdzbwx.com




SSID = VIDEO

www.qdzbwx.com





<Core Design>







www.qdzbwx.com




<Core Design>






SSID = VIDEO





Frame Buffer Partition A-Upper Half



FBVREF Termination


Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low




[75] FBA_EDC4[4-7] <<< FBA_EDC4
FBA_EDC5
FBA_EDC6
FBA_EDC7

FBA_DOM4 <<< FBA_DOM[4-7] [75]
FBA_DOM5
FBA_DOM6
FBA_DOM7

Normal(MF=0)



Mirrored(MF=1)



Core Design

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taichung 300, Taiwan, R.O.C.


Rev
Size Custom
Document Number
Date: Friday, June 28, 2013
Sheet 79 of 101


GPU-VRAM3.4 (2/4)

Hadley 15"

X02

Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number		Rev
Custom	Hadley 15"		X02
Date:	Friday, June 28, 2013		Sheet 80 of 101




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title NCP81172_VGA_CORE			
Size A2	Document Number Hadley 15"		Rev X02
Date: Friday, June 28, 2013	Sheet 82	of 101	


www.qdzbwx.com

```
3D3V_S0    to 3D3V_VGA_S0
1D05V_S0   to 1D05V_VGA_S0
```


```
3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
35V_VGA_S0 should ramp-up before 1D05V_VGA_S0
```




0307 Add Discharge Circuit



1D35V_VGA_S0




0319 modify Discharge Circuit



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Hadley 15"	Rev X02
------------	--------------------------------------	-------------------

Date: Friday, June 28, 2013	Sheet 84 of 101
-----------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Date: Friday, June 28, 2013




Rev

X02



Sheet 85 of 101

SSID = User.Interface


www.qdzbwx.com




0116 Add RF CAP



0528 Add NPTH hole




0117 Add EMC CAP



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 28, 2013

Sheet 87 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number <i>Hadley 15"</i>	Rev <i>X02</i>
------------	---	--------------------------

Date: Friday, June 28, 2013	Sheet 88 of 101
-----------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 28, 2013

Sheet 89 of 101

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev


X02

Date: Friday, June 28, 2013

Sheet 90 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 28, 2013

Sheet 91 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Date: Friday, June 28, 2013


Rev

X02

Sheet 92 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev


X02

Date: Friday, June 28, 2013

Sheet 93 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013


Reserved

Rev
X02

Sheet 94 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title





Reserved

Size	Document Number	Rev
	<i>Hadley 15"</i>	X02

Date: Friday, June 28, 2013	Sheet 95 of 101
-----------------------------	-----------------

SSID = XDP

CPU XDP



PCH Strapping

Name	Schematics	Notes

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value

POWER PLANE	VOLTAGE	Voltage Rails		DESCRIPTION
		ACTIVE IN		

PCIE Routing

LANE1	X
LANE2	X
LANE3	Mini Card1 (WLAN)
LANE4	X
LANE5	X
LANE6	X
LANE7	X
LANE8	X

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	
3	
4	
5	


USB Table

Pair	Device
0	USB port 1, with Power Share
1	USB 2.0 HDMI
2	USB port2 (usb redriver)
3	X
4	Touch Panel
5	Card Reader
6	BLUETOOTH
7	CAMERA

SMBus ADDRESSES

I ² C / SMBus Addresses	CHIEF RIVER ORB	
	Address	Bus
Device EC SMBus 1 Battery 0 CHARGER FS8122 (HDMI Switch) (Bottom Dock) USB3.0 redriver FS8710 (Bottom Dock)	0x16 0x12 0x9E 0x40	BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 Battery 1 PCH Discrete VGA Thermal FS8321 HDMI level shifter NCT7718W	0x16 0x96 & 0x94 0x9C or 0x9E 0x96 & 0x97 0x98 or 0x99	SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
EC SMBus 3 NCT5605Y-0 NCT5605Y-1	0x30 0x32	SMB2_CLK/SMB2_DATA SMB2_CLK/SMB2_DATA SMB2_CLK/SMB2_DATA
PCH SMBus SO-DIMMA SO-DIMMB Intel LAN 82579 G-Sensor MINI WWAN INTEL LAN82579		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Hadley 15"

Size A3


Document Number

Rev X02

Date: Friday, June 28, 2013

Sheet 97 of 101

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size

Document Number

Rev


Date: Friday, June 28, 2013


Sheet 98 of 101

X02


Hadley 15"

Red printings:KBC GPIO involved






PCH SMBus Block Diagram



KBC SMBus Block Diagram



<Core Design>