

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEMATIC,Folsten_MBP17


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
B		738810	Production Release	6/19/09	6/19/09

06/15/09


Page	(.csm)	Contents	Sync	Date
1	1	Table of Contents	K20_MLB	04/01/2008
2	2	System Block Diagram	M98_MLB	04/01/2008
3	3	Power Block Diagram	RKU_K20	07/24/2008
4	4	Revision History	NA	NA
5	5	BOM Configuration	K20A_MLB	04/01/2008
6	6	JTAG Scan Chain	BEN_K20	07/11/2008
7	7	Functional / ICT Test	K20_MLB	09/24/2008
8	8	Power Aliases	RKU_K20	05/07/2008
9	9	Signal Aliases	K20_MLB	09/24/2008
10	10	CPU FSB	M98_MLB	04/01/2008
11	11	CPU Power & Ground	M98_MLB	04/01/2008
12	12	CPU Decoupling & VID	M98_MLB	04/01/2008
13	13	eXtended Debug Port(MiniXDP)	M98_MLB	04/01/2008
14	14	MCP CPU Interface	T18_MLB	06/06/2008
15	15	MCP Memory Interface	T18_MLB	06/06/2008
16	16	MCP Memory Misc	T18_MLB	06/06/2008
17	17	MCP PCIe Interfaces	T18_MLB	06/06/2008
18	18	MCP Ethernet & Graphics	T18_MLB	06/06/2008
19	19	MCP PCI & LPC	T18_MLB	06/06/2008
20	20	MCP SATA & USB	T18_MLB	06/06/2008
21	21	MCP HDA & MISC	T18_MLB	06/06/2008
22	22	MCP Power & Ground	T18_MLB	06/06/2008
23	25	MCP Standard Decoupling	M98_MLB	04/01/2008
24	26	MCP Graphics Support	M98_MLB	04/01/2008
25	28	SB Misc	M98_MLB	05/01/2008
26	29	FSB/DDR3/FRAMEBUF Vref Margining	BEN_K20	10/15/2008
27	31	DDR3 SO-DIMM Connector A	BEN_K20	06/10/2008
28	32	DDR3 SO-DIMM Connector B	BEN_K20	07/14/2008
29	33	DDR3 Support	M98_MLB	04/01/2008
30	34	Right Clutch Connector	M98_MLB	05/01/2008
31	35	ExpressCard Connector	BEN_K20	10/15/2008
32	37	Ethernet PHY (RTL8211CL)	SUMA_K20	07/22/2008
33	38	Ethernet & AirPort Support	SUMA_K20	07/15/2008
34	39	Ethernet Connector	SUMA_K20	07/15/2008
35	41	FireWire LLC/PHY (FW643)	M98_MLB	04/01/2008
36	42	FireWire Port Power	YMU_K20	05/28/2008
37	43	FireWire Ports	M98_MLB	07/14/2008
38	45	SATA Connectors	M98_MLB	05/01/2008
39	46	External USB Connectors	M98_MLB	07/14/2008
40	48	Front Flex Support	CHANG_K20	07/18/2008
41	49	SMC	T18_MLB	06/06/2008
42	50	SMC Support	M98_MLB	05/01/2008
43	51	LPC+SPI Debug Connector	CHANG_K20	05/28/2008
44	52	K20 SMBUS CONNECTIONS	BEN_K20	07/22/2008
45	53	Current & Voltage Sensing	YMU_K20	08/20/2008

Page	(.csm)	Contents	Sync	Date
46	54	Current Sensing	YMU_K20	08/12/2008
47	55	Thermal Sensors	YMU_K20	05/28/2008
48	56	Fan Connectors	M98_MLB	04/01/2008
49	57	WELLSPRING 1	YMA_K20	05/19/2008
50	58	WELLSPRING 2	K20_MLB	09/24/2008
51	59	Sudden Motion Sensor (SMS)	YMU_K20	06/17/2008
52	61	SPI ROM	M98_MLB	05/01/2008
53	62	AUDIO:CODEC	AUDIO_K20	09/29/2008
54	63	AUDIO: LINE IN	AUDIO_K20	09/29/2008
55	65	AUDIO: HEADPHONE AMP	AUDIO_K20	09/29/2008
56	66	AUDIO:SPEAKER AMP	AUDIO_K20	09/29/2008
57	67	AUDIO: JACKS	AUDIO_K20	09/29/2008
58	68	AUDIO: JACK TRANSLATORS	AUDIO_K20	09/29/2008
59	69	DC-In & Battery Connectors	RKU_K20	05/21/2008
60	70	PBus Supply & Battery Charger	RKU_K20	05/21/2008
61	71	IMVP6 CPU VCore Regulator	RKU_K20	05/21/2008
62	72	5V / 3.3V Power Supply	RKU_K20	05/21/2008
63	73	1.5V DDR3 Supply	RKU_K20	05/21/2008
64	75	5V_S0 / MCP CORE REGULATOR	RKU_K20	05/21/2008
65	76	CPU VTT Power Supply	RKU_K20	05/21/2008
66	77	Misc Power Supplies	RKU_K20	05/21/2008
67	78	Power Control	YMA_K20	09/09/2008
68	79	Power FETs	YMA_K20	05/19/2008
69	80	NV G96 PCI-E	M98_MLB	04/01/2008
70	81	NV G96 CORE/FB POWER	M98_MLB	04/01/2008
71	82	NV G96 FRAME BUFFER I/F	K20_MLB	09/24/2008
72	84	GDDR3 Frame Buffer A (Bottom)	M98_MLB	04/01/2008
73	85	GDDR3 Frame Buffer B (Bottom)	M98_MLB	04/01/2008
74	86	NV G96 GPIO/MIO/MISC	K20_MLB	09/24/2008
75	87	G96 GPIOs & Straps	M98_MLB	05/12/2008
76	88	NV G96 Video Interfaces	K20_MLB	09/24/2008
77	89	GPU (G96) CORE SUPPLY	RKU_K20	05/21/2008
78	90	LVDS Display Connector	M98_MLB	07/14/2008
79	91	GDDR3 Frame Buffer A (Top)	M99_MLB	04/04/2008
80	92	GDDR3 Frame Buffer B (Top)	M98_MLB	11/01/2007
81	93	Muxed Graphics Support	M98_MLB	05/01/2008
82	94	DisplayPort Connector	K20_MLB	09/24/2008
83	95	1.1V / 1V8 FB Power Supply	RKU_K20	05/21/2008
84	96	Graphics MUX (GMUX)	T18_MXMXMUX	02/13/2008
85	97	LCD BACKLIGHT DRIVER	KIRAN_K20	03/19/2009
86	98	LCD Backlight Support	YLEE_K20	07/18/2008
87	99	Misc Power Supplies	RKU_K20	05/07/2008
88	100	CPU/FSB Constraints	M98_MLB	04/01/2008
89	101	Memory Constraints	M98_MLB	04/01/2008
90	102	MCP Constraints 1	M98_MLB	04/01/2008

Page	(.csm)	Contents	Sync	Date
91	103	MCP Constraints 2	M98_MLB	04/01/2008
92	104	Ethernet Constraints	M98_MLB	04/01/2008
93	105	FireWire Constraints	M98_MLB	04/01/2008
94	106	SMC Constraints	M98_MLB	04/01/2008
95	107	GPU (G96) Constraints	M98_MLB	05/01/2008
96	108	Project Specific Constraints	M98_MLB	04/01/2008
97	109	PCB Rule Definitions	M98_MLB	04/01/2008
98	123	PROJECT SPECIFIC CONNS	N/A	N/A

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____				
X.XXX :	_____				
ANGLES :	_____				
DO NOT SCALE DRAWING				TITLE	
		RELEASE		SCALE	
		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	
		DRAWING NUMBER		REV. B	
				SHT 1 OF 98	

Laptopblue



System Block Diagram

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Downloaded from <http://ajph.org/> on November 10, 2015

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D 051-8071

D		
---	--	--

SCALE	SHT	OF
	2	00


APPLE INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D 051-8071

D		
---	--	--

SCALE	SHT	OF
	2	00



	8	7	6	5	4	3	2	1	
D	<div>PVT:</div> <div>03/24/09</div> <div>csa.5: Project copied from K20 mlb_pvt.</div> <div>Changed CPU APNs for 2.8 and 3.06GHz CPUs.</div> <div>Changed BOM and EEE codes for K20A.</div> <div>csa.45: Connected =PP1V5_EXP_S0 to J4501.13 for SATA redriver on flex.</div> <div>03/25/09</div> <div>csa.9: Added PBUS VS 5V voltage selection resistors for keyboard backlight driver.</div> <div>03/27/09</div> <div>csa.90: Added 1000pF cap to the backlight power pin for EMI baseline noise.</div> <div>03/30/09</div> <div>csa.5: Changed the bom option to KBDLED_5V per radar# 6723272.</div> <div>03/31/09</div> <div>csa.1: Changed rev to 1.0.0</div> <div>04/09/09</div> <div>csa.70: No stuff C7099 per radar# 6772695.</div> <div>04/29/09</div> <div>Production Release Fab to rev A</div> <div>csa.5: Changed K20A EFI ROM APN 341S2507 (BOM change only)</div> <div>05/05/09</div> <div>Added 128S0264 (SANYO) as alternate to 128S0257 (KEMET ELEC) per Radar# 6656624.</div> <div>06/15/09</div> <div>Added 107S0136 (DALE/VISHAY) as alternate to 107S0132 (CYNTEC) per Radar# 6971400.</div> <div>For U7871 P/N 353S2718 is made primary. P/N 353S2310 is added back as alternate.</div> <div>For U6100 Locked Bootrom P/N 341S2506 replaces existing Unlock Bootrom P/N 341S2507.</div>								D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

Revision History

SYNC_MASTER=NA

SYNC_DATE=NA


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	4	98

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-0172	PCBA,BEST,2.8,512SAM_VRAM,K20A	K20A_COMMON,EEE_9EH,CPU_2_80GHZ,FB_512_SAMSUNG
639-0173	PCBA,BEST,3.06,512SAM_VRAM,K20A	K20A_COMMON,EEE_9EK,CPU_3_06GHZ,FB_512_SAMSUNG
639-0174	PCBA,BEST,2.8,512HYN_VRAM,K20A	K20A_COMMON,EEE_9EL,CPU_2_80GHZ,FB_512_HYNIX
639-0175	PCBA,BEST,3.06,512HYN_VRAM,K20A	K20A_COMMON,EEE_9EM,CPU_3_06GHZ,FB_512_HYNIX

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0476	152S0276		ALL	Inductor alternate
353S1681	353S1294		ALL	TI alt to National
138S0603	138S0602		ALL	Murata alt to Samsung
152S0684	152S0368		ALL	Maglayers alt to Dale/Vishay
104S0023	104S0018		ALL	Cyntec alt to sense resistor
104S0024	104S0017		ALL	Panasonic alt to FW resistor
341S2367	341S2366		ALL	Macromia alt to SST
152S0876	152S0782		ALL	Maglayer alt to Delta
157S0058	157S0055		ALL	Delta alt to TDK Magnetics
514-0612	514-0607		ALL	FUELINE ALT TO FORCOMM ACVR
514-0613	514-0608		ALL	FUELINE ALT TO FORCOMM ACVR
152S0684	152S0421		ALL	MAG LAYERS ALT TO VISHAY
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC
152S0915	152S0796		ALL	MAG LAYERS ALT TO CYNTEC
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA
128S0264	128S0257		ALL	SARTO ALT TO KENET ELEC.
107S0136	107S0132		ALL	DALE/VISHAY ALT TO CYNTEC
353S2310	353S2718		ALL	INTERTEC COMMON TO K24/K19

Folsten BOM GROUPS

BOM GROUP	BOM OPTIONS
K20A_COMMON	ALTERNATE,COMMON,K20A_COMMON1,K20A_COMMON2,K20A_DEBUG,K20A_PROGPARTS
K20A_COMMON1	ONEWIRE_FU,1SL6258,MEMRESET_HW,MEMRESET_MCP,MCP_B03,MCP_PROD,MCPSEQ_SMC,BMON_PROD,MCP_CS1_NO,FW_LVG_NEW,PROD_DIGSMS,TPDT_DEBOUNCE,KBDLED_5V
K20A_COMMON2	BOOT_MODE_USER,GPUVID_IP00V,MUXGFX,DPMUX_EN_S0,DP_ESD,EG_PWRSEQ_GMUX,DP_CA_DET_EG_PLD,BKLT_PLL_NOT,GMUX_IV8
K20A_DEBUG	SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN
K20A_PROGPARTS	GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_1024_SAMSUNG	VRAM8,VRAM_1024_SAMSUNG
FB_512_SAMSUNG	VRAM4,VRAM_512_SAMSUNG
FB_512_HYNIX	VRAM4,VRAM_512_HYNIX

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EH]	CRITICAL	EEE_9EH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EK]	CRITICAL	EEE_9EK
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EL]	CRITICAL	EEE_9EL
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:9EM]	CRITICAL	EEE_9EM

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0737	1	IC,ASSP,GPU,NV G96-QE,VLONLKG,BGA969,LP	U8000	CRITICAL	
338S0694	1	IC,RTL8251CA-VB-QR,GIGE TRANSCEIVER,48P LQFP	U3700	CRITICAL	
338S0654	1	IC,PW43-E,1394B PCI/CMOS 13MB/PCI-E,12	U4100	CRITICAL	
338S0710	1	IC,MCP79XT-B3,35x35MM,BGA1437	U1400	CRITICAL	MCP_B03
338S0563	1	IC,SMC,H58/2117,9MBX9MM,TLP	U4900	CRITICAL	SMC_BLANK
341S2355	1	IC,SMC,DEVELOPMENT,K20	U4900	CRITICAL	SMC_PROG
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2506	1	IC,LOCKED EFI ROM,K20A	U6100	CRITICAL	BOOTROM_PROG
341S2384	1	IR,ENCORE 11, CY7C63833-LFXC	U4800	CRITICAL	
341S2383	1	IC,PSOC +W/USB,56PIN,MLP,M98	U5701	CRITICAL	TPAD_PROG
337S3744	1	IC,POC,SDRAM,FRQ,1.06,15M,1065,80,6M,BGA	U1000	CRITICAL	CPU_3_06GHZ
337S3682	1	IC,POC,ELCER,FRQ,2.80,33M,1065,80,6M,BGA	U1000	CRITICAL	CPU_2_80GHZ
333S0481	4	IC,SDRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_SAMSUNG
333S0481	8	IC,SDRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8450,U8450,U8450,U8450,U8450,U8450	CRITICAL	VRAM_1024_SAMSUNG
333S0506	4	IC,SDRAM,GDDR3,32MX32,900MHZ,TIYA,RF	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_HYNIX

BOM Configuration

SYNC_MASTER=K20A_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER

D

051-8071

REV.

B

SCALE


NONE

SHT

5

OF

98



JTAG Scan Chain

SYNC_MASTER=BEN_K20 SYNC_DATE=07/11/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART











CPU Power & Ground

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	11	98



CPU Decoupling & VID

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE: DRAWING NUMBER REV.


D 051-8071 B

SCALE: NONE SHT 12 OF 98

NONE	13	98
------	----	----



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Laptopblue



MCP Memory Misc

SYNC_MASTER=T18_MLB	SYNC_DATE=06/06/2008
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

© 2012 BY THE BOARD OF DIRECTORS OF THE UNIVERSITY OF CALIFORNIA

SIZE	DRAWING NUMBER	REV.
------	----------------	------


051-0071


D 051-8071 19


SCALE	SHT	OF
-------	-----	----


APPLE INC

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).











Laptopblue





Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Standard Decoupling

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


D	DRAWING NUMBER		REV.
	051-8071		B
SCALE		SHT	OF
NONE		23	98



APPLE INC.



18	TP MCP RGB RED	==	NC MCP RGB RED	NO_TEST=TRUE
18	TP MCP RGB GREEN	==	NC MCP RGB GREEN	NO_TEST=TRUE
19	TP MCP RGB BLUE	==	NC MCP RGB BLUE	NO_TEST=TRUE
18	TP MCP RGB HSYNC	==	NC MCP RGB HSYNC	NO_TEST=TRUE
18	TP MCP RGB VSYNC	==	NC MCP RGB VSYNC	NO_TEST=TRUE
90 18	CRT IG R C PR	==	NC CRT IG R C PR	NO_TEST=TRUE
90 18	CRT IG G Y Y	==	NC CRT IG G Y Y	NO_TEST=TRUE
90 18	CRT IG B COMP PB	==	NC CRT IG B COMP PB	NO_TEST=TRUE
90 18	CRT IG HSYNC	==	NC CRT IG HSYNC	NO_TEST=TRUE
90 18	CRT IG VSYNC	==	NC CRT IG VSYNC	NO_TEST=TRUE
18	TP MCP RGB DAC RSET	==	NC MCP RGB DAC RSET	NO_TEST=TRUE
18	TP MCP RGB DAC VREF	==	NC MCP RGB DAC VREF	NO_TEST=TRUE
90 18	MCP TV DAC RSET	==	NC MCP TV DAC RSET	NO_TEST=TRUE
90 18	MCP TV DAC VREF	==	NC MCP TV DAC VREF	NO_TEST=TRUE
18	MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN	NO_TEST=TRUE
18	MCP CLK27M XTALOUT	==	NC MCP CLK27M XTALOUT	NO_TEST=TRUE

APPLE INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-8071

REV.

B

SHT

24

OF

98

MCP Graphics Support

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal



MCP S0 PWRGD & CPU_VLD



MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.


MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.

SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).


NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



Reset Button



SB Misc

SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	25	98

Power aliases required by this page:

```
- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF
```

Signal aliases required by this page:

```
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA
```


BOM options provided by this page:

VREFMRCIN

NO_VREFMRGN

	MEM A VREF DQ		MEM A VREF CA		MEM B VREF DQ		MEM B VREF CA	
DAC channel	A	B	A	B	C	D		
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00		
Max DAC code	0x87	0x87	0x87	0x87	0x87	0x87		
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA	
Max source I	5 mA	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA	
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V	
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V	
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V	
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV	

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0.5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining	
SYNC_MASTER=BEN_K20	SYNC_DATE=10/15/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



APPLE INC.

SIZE D	DRAWING NUMBER 051-8071	REV. B
SCALE NONE	SHT 26	OF 98


```
Power aliases required by this page:

- +FV1V5_G0_MEM_A
- +FV1V5_G1_MEM_A
- +FV0V7V5_G0_MEM_VTT_A
- +FV0V7V5_G0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- +12C_S0D19M0A_SCL
- +12C_S0D19M0A_SDA

ROM options provided by this page:

(NONE)
```

D



DDR3 SO-DIMM Connector A

SYNCH_MASTER=SEN_K20

SYNCH_DATE=06/10/2000

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.

Power aliases required by this page:


- +PP1V5_S0_MEM_B

```
Power aliases required by this page:
- *PP1V8_G0_MEM_B
- *PP1V8_G3_MEM_B
- *PP0V75_G0_MEM_VTT_B
- *PPS0V8_G0_MEM_B (2.5 - 3.3V)
```

```
Signal aliases required by this page:
- *I2C_S0DIMM0_SCL
- *I2C_S0DIMM0_SDA
```

BCM options provided by this page:

```
(NONE)
```



DDR3 SO-DIMM Connector B

A


C3270
2.2UF
DA
208
209
210
211
212
MTG PIN
MTG PIN
MTG PIN
MTG PIN
MTG PIN
10K
6.1V
NO-LP

207
208
209
210
211
212
MTG PIN
MTG PIN
MTG PIN
MTG PIN
MTG PIN
MTG PIN

SYNC_MASTER=DSM_K20
SYNC_DATE=07/14/2008


NOTICE OF PROPRIETARY PROPERTY

A



D

C		R3305		C
---	--	-------	--	---



	SYNC_MASTER=M98_MLB	SYNC_DATE=04/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
------	----------------	------

[illegible]

APPLE INC.


	SCALE	SHT	OF
NONE	29	98	

[illegible]


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


5V S3 WLAN FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

Right Clutch Connector	
SYNCH_MASTER=M98_MLB	SYNCH_DATE=05/01/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
I I NOT TO REPRODUCE OR COPY IT	
I I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-8071	B
	SCALE	SHT	OF
	NONE	30	98


D EXPRESSCARD/34 E1 EY CONNECTOR D






WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



3.3V ENET FET




1.05V ENET FET



RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



Ethernet & AirPort Support

SYNC_MASTER=SUMA_K20 SYNC_DATE=07/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	33	98

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0636	1	CONN, RJ45, HB, 10/100TX	J3900	CRITICAL	

Ethernet Connector

SYNC_MASTER=SUMA_K20 SYNC_DATE=07/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER

D

051-8071

REV.

B

SCALE


NONE

SHT

34

OF

98



FireWire LLC/PHY (FW643)

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	35	98

Page Notes

Power aliases required by this page:

- =PPBUS_S5_FWPWRSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)


Signal aliases required by this page:

(NONE)



BOM options provided by this page:

- FW_PORT_FAULT_PU

FireWire Port Power Switch



Late-VG Event Detection



FireWire Port Power

SYNC_MASTER=YWU_K20 SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER REV.

D 051-8071 B

SCALE SHEET OF 98

Page Notes

Power aliases required by this page:

```
- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG
```

```
- =GND_CHASSIS_FW_PORT1
- =GND_CHASSIS_FW_EMI_R
```

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
(NONE)


NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps



Configures PHY for:

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)




Termination



Place close to FireWire PHY



"Snapback" & "Late VG" Protection



Cable Power


PORT 1
BILINGUAL

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection

Late-VG Protection Power



FireWire Ports

SYNC_MASTER=M98_MLB	SYNC_DATE=07/14/2008
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
------	----------------	------


D	051-8071	B
---	----------	---

 APPLE INC.


SCALE	SHT	OF
	32	00

ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



SATA ODD Port



SATA HDD Port



SATA Connectors

SYNC_MASTER=M98_MLB SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER: REV.

D 051-8071 B

SCALE: SHEET 38 OF 98

D

D

C

C


B

B


A

A


Port Power Switch




Left USB Port A



USB/SMC Debug Mux



Left USB Port B



External USB Connectors

SYNC_MASTER=M98_MLB SYNC_DATE=07/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0638	2	CONN, RCPT, USB, HB, 4P	J4600, J4610	CRITICAL	



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	39	98



Front Flex Support

SYNC_MASTER=CHANG_K20 SYNC_DATE=07/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	40	98

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SMC	
SYNC_MASTER=Ti8_MLB	SYNC_DATE=06/06/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



APPLE INC.

SIZE D	DRAWING NUMBER 051-8071	REV. B
SCALE NONE	SHT 41	OF 98


D

C


B

A


SMC Reset "Button" / Brownout Detect




SMC AVREF Supply




System (Sleep) LED Circuit






SMC Crystal Circuit



Debug Power "Button"



SMC FSB to 3.3V Level Shifting



SMC Support

SYNC_MASTER=M98_MLS SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	42	98

LPC+SPI Connector



Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




MCP79 Internal SPI MUX Support


NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON

MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX



SPI MUX BYPASS



LPC+SPI Debug Connector

SYNC_MASTER=CHANG_K20 SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE: DRAWING NUMBER REV.

D 051-8071 B

SCALE: SHEET OF

NONE 43 98



K20 SMBUS CONNECTIONS

SYNC_MASTER=BEN_K20 SYNC_DATE=07/22/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Current & Voltage Sensing

SYNC_MASTER=VWU_K20 SYNC_DATE=08/20/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

MCP VCore Current Sense




MCP VCore Current Sense Filter

Place RC close to SMC




MCP MEM VDD Current Sense



MCP MEM VDD Current Sense Filter


Place RC close to SMC



OPA2333s for proto are placeholders for OPA2330


MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

CPU FSB 1.05V Current Sense




1.05V CPU Current Sense Filter

Place RC close to SMC




GPU VCore Current Sense




GPU VCore Current Sense Filter

Place RC close to SMC




GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410

GPU 1.8V Current Sense



GPU 1.8V Current Sense Filter

Place RC close to SMC



Current Sensing

SYNC_MASTER=YWU_K20 SYNC_DATE=08/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.


D 051-8071 B

SCALE NONE SHEET 46 OF 98


CPU Proximity/CPU Die/Right Fin Stack




Battery Charger Proximity



MCP Proximity/MCP Die/Right Heat Pipe



GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors

SYNC_MASTER=YWU_K20 SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D

051-8071

B

SCALE


NONE

SHT

47

OF

98



Fan Connectors

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D



PSOC PROGRAMMING CONNECTOR



D



B




SYNC_MASTER=YMA_K20 SYNC_DATE=05/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER
------	----------------

051-8071

SCALE

SHT



REV.

8


BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED

IPD FLEX CONNECTOR



Keyboard LED Driver



KBD BACKLIGHT CONNECTOR

To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
LOW = keyboard backlight present
HIGH= keyboard backlight not present
BOM OPTION: KBDLED_YES

R5853 ALWAYS PRESENT


J5815 pin 1 is grounded on keyboard backlight flex

WELLSPRING 2

SYNC_MASTER=K20_MLB SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	50	98

Digital SMS




Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

Sudden Motion Sensor (SMS)

SYNC_MASTER=YWU_K20 SYNC_DATE=06/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE INC.

SIZE: DRAWING NUMBER

D 051-8071 REV. B

SCALE: NONE SHT 51 OF 98



D

C



A


D 051-8071

b		
---	--	--

SCALE	SHT	OF
NONE	54	98

Headphone Amplifier (MAX9724A)


APN:353S1637



1st Order DAC Filter

HP:3.52 HZ LP:34 KHZ

VOLTAGE GAIN:1.53



AUDIO: HEADPHONE AMP

SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






APPLE INC.

SIZE: DRAWING NUMBER


D 051-8071 B

SCALE: NONE SHI 55 OF 98


AUDIO JACK 1 LO/HP JACK, SPDIF TX

MIC CONNECTOR
APN: 518S0520SPEAKER CONNECTORS
APN: 518S0521


APN: 518S0672



AUDIO JACK 2 LINE IN JACK, SPDIF RX



RETURN FOR HF NOISE



AUDIO: JACKS

SYNC_MASTER=AUDIO_K20 SYNC_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER

D

051-8071

REV.

B

SCALE


NONE

SHT

57

OF

98



B






8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


1. L7030 changed from T18 MLB inductor to 152S0542.
2. Added Q7056, C7058,R7055,R7056..
3. U7000 Thermal Pad is now connected to GND, not through XW.
4. Q7060 and Q7065 changed to 376S0667.
5. Q7055 and Q7056 changed to 376S0666.

SIZE	DRAWING NUMBER
------	----------------



Laptopblue





5V / 3.3V Power Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	DRAWING NUMBER		REV.
	D	051-8071	
SCALE	SHT	OF	
NONE	62	98	





MCP79 Rev A01 requires higher core & analog voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0382	1	RES,MTL FILM,1/16W,48.7K,1.0402,SMD,LF	R7570		MCP_A01
114S0400	1	RES,MTL FILM,1/16W,76.8K,1.0402,SMD,LF	R7571		MCP_A01
114S0482	1	RES,MTL FILM,1/16W,523K,1.0402,SMD,LF	R7580		MCP_A01
114S0453	1	RES,MTL FILM,1/16W,267K,1.0402,SMD,LF	R7581		MCP_A01
114S0422	1	RES,MTL FILM,1/16W,130K,1.0402,SMD,LF	R7582		MCP_A01
114S0373	1	RES,MTL FILM,1/16W,40.2K,1.0402,SMD,LF	R7570		MCP_A01Q
114S0404	1	RES,MTL FILM,1/16W,84.5K,1.0402,SMD,LF	R7571		MCP_A01Q
114S0458	1	RES,MTL FILM,1/16W,301K,1.0402,SMD,LF	R7580		MCP_A01Q
114S0447	1	RES,MTL FILM,1/16W,237K,1.0402,SMD,LF	R7581		MCP_A01Q
114S0411	1	RES,MTL FILM,1/16W,100K,1.0402,SMD,LF	R7582		MCP_A01Q

	Rev A01	Production	
VID<2:0>	Voltage	Voltage	MCP Target
000	+1.224V	+1.060V	+1.05V
001	+1.159V	+0.994V	+1.00V
010	+1.101V	+0.937V	+0.95V
011	+1.049V	+0.885V	+0.90V
100	+0.995V	+0.830V	+0.85V
101	+0.952V	+0.789V	+0.80V
110	+0.913V	+0.752V	+0.75V
111	+0.876V	+0.719V	+0.70V

```


5V_S0 / MCP CORE REGULATOR
-----
SYNC_MASTER=RXU_K20                               SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

```



CPU VTT Power Supply		
SYNC_MASTER=RXU_K20		SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	65	98



1.8V S0 Switcher / 1.0VFW SWITCHER

S5 power required for output discharge feature

MCP79 PLL VLDO

FW BOOST POWER

EXPRESSCARD 1.5V_S0 SUPPLY

MCP 1.05V AUXC Supply

Misc Power Supplies

SYNC_MASTER=RXU_R20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

DRAWING NUMBER

D

051-8071

REV.

B

SCALE

NONE


SHT


66

OF

98

Laptopblue







Page Notes

Power aliases required by this page:
 - =PPIV2_GPU_PEX_PLIXVDD
 - =PPIV2_GPU_PEX_IOVDDQ
 - =PPIV2_GPU_PEX_IOVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



NV G96 PCI-E

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER

D 051-8071

SCALE: NONE SHEET 69 OF 98

8 7 6 5 4 3 2 1

Page Notes


Power aliases required by this page:
- =PPVCORE_GPU
- =PPIV8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

=PPVCORE_GPU






???A @ ???MHz Core/Mem Clk for VDD



=PPIV8_GPU_FBVDDQ

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF

???A @ ???MHz 1.8V GDDR3



NV G96 CORE/FB POWER

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: DRAWING NUMBER: REV. B


SCALE: NONE SHEET: 70 OF 98

8 7 6 5 4 3 2 1

Power aliases required by this page:
 - PP1V8_S0_FB_VDD
 - PP1V8_S0_FB_VREFA

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM4



GDDR3 Frame Buffer A (Bottom)

SYNC_MASTER=M98_MLS SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
- PPIV8_GPU_FB_VDD
- PPIV8_S0_FB_VREF_B

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
VRAM4



GDDR3 Frame Buffer B (Bottom)

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	73	98








Page Notes

Power aliases required by this page:
 - =PP3V3_GPU_VDD33
 - =PP3V3_GPU_MIO
 - =PP1V2_GPU_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD
 - =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

75 74 8 6 =PP3V3_GPU_VDD33



NV G96 GPIO/MIO/MISC

SYNC_MASTER=K20_MLS SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	74	98



GPU VCore Regulator



D



B

A


SYNC_MASTER=M98_MLB SYNC_DATE=07/14/2008

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

[illegible]

D	051-8071	B
---	----------	---

SCALE	SHI	OF
NONE	78	98







D	051-8071	B
---	----------	---

SCALE	SHI	OF
NONE	78	98

Power aliases required by this page:
 - =PP1V8_S0_FB_VDD
 - =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 VRAM8



GDDR3 Frame Buffer A (Top)

SYNC_MASTER=M99_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	79	98

Power aliases required by this page:
- PPIV8_S0_FB_VDDQ
- PPIV8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
VRAM8

CRITICAL
OMIT

U9200
(2 OF 2)

32MX32-900MHZ-MFL
K4U10324QD-HC11

VDD0 A3
VDD1 A10
VDD2 G1
VDD3 G12
VDD4 L1
VDD5 L12
VDD6 V3
VDD7 V10
VSSA0 J1
VSSA1 J12
VSSQ0 B1
VSSQ1 B4
VSSQ2 B9
VSSQ3 B12
VSSQ4 D1
VSSQ5 D4
VSSQ6 D9
VSSQ7 D12
VSSQ8 G2
VSSQ9 G11
VSSQ10 L2
VSSQ11 L11
VSSQ12 P1
VSSQ13 P4
VSSQ14 P8
VSSQ15 P12
VSSQ16 T1
VSSQ17 T4
VSSQ18 T9
VSSQ19 T12
VREF0 H1
VREF1 H12

FB_B2_VREF
FB_B0_VREF

CRITICAL
OMIT

U9250
(2 OF 2)

32MX32-900MHZ-MFL
K4U10324QD-HC11

VDD0 A3
VDD1 A10
VDD2 G1
VDD3 G12
VDD4 L1
VDD5 L12
VDD6 V3
VDD7 V10
VSSA0 J1
VSSA1 J12
VSSQ0 B1
VSSQ1 B4
VSSQ2 B9
VSSQ3 B12
VSSQ4 D1
VSSQ5 D4
VSSQ6 D9
VSSQ7 D12
VSSQ8 G2
VSSQ9 G11
VSSQ10 L2
VSSQ11 L11
VSSQ12 P1
VSSQ13 P4
VSSQ14 P8
VSSQ15 P12
VSSQ16 T1
VSSQ17 T4
VSSQ18 T9
VSSQ19 T12
VREF0 H1
VREF1 H12

FB_B3_VREF
FB_B1_VREF

CRITICAL
OMIT

U9200
(1 OF 2)

32MX32-900MHZ-MFL
K4U10324QD-HC11

DM0 E3
DM1 E10
DM2 N10
DM3 N3
DQ0 B2
DQ1 B3
DQ2 C2
DQ3 C3
DQ4 E2
DQ5 F3
DQ6 F2
DQ7 G3
DQ8 B11
DQ9 B10
DQ10 C11
DQ11 C10
DQ12 E11
DQ13 F10
DQ14 F11
DQ15 G10
DQ16 M11
DQ17 L10
DQ18 N11
DQ19 M10
DQ20 E11
DQ21 B10
DQ22 T11
DQ23 T10
DQ24 M2
DQ25 L3
DQ26 N2
DQ27 M3
DQ28 E2
DQ29 E3
DQ30 T2
DQ31 T3

FB_B_MA<0>
FB_B_MA<1>
FB_B_MA<2>
FB_B_MA<3>
FB_B_MA<4>
FB_B_MA<5>
FB_B_MA<6>
FB_B_MA<7>
FB_B_MA<8>
FB_B_MA<9>
FB_B_MA<10>
FB_B_MA<11>
FB_B_CKE
FB_B_MA<12>
FB_B_CLK_P<0>
FB_B_CLK_N<0>
FB_B_CS1_L
FB_B_WE_L
FB_B_CAS_L
FB_B_RAS_L
FB_B_DRAM_RST
FB_B_RDQS<0>
FB_B_RDQS<1>
FB_B_RDQS<3>
FB_B_RDQS<2>
FB_B_WDQS<0>
FB_B_WDQS<1>
FB_B_WDQS<3>
FB_B_WDQS<2>
FB_B_BA<0>
FB_B_BA<1>
FB_B_BA<2>

FB_B2_ZQ
FB_B2_MF
FB_B2_SEN
RESET
RDQS0
RDQS1
RDQS2
RDQS3
WDQS0
WDQS1
WDQS2
WDQS3
BA0
BA1
BA2

VRAM8
R9240
R9248
R9249

CRITICAL
OMIT

U9250
(1 OF 2)

32MX32-900MHZ-MFL
K4U10324QD-HC11

DM0 E3
DM1 E10
DM2 N10
DM3 N3
DQ0 B2
DQ1 B3
DQ2 C2
DQ3 C3
DQ4 E2
DQ5 F3
DQ6 F2
DQ7 G3
DQ8 B11
DQ9 B10
DQ10 C11
DQ11 C10
DQ12 E11
DQ13 F10
DQ14 F11
DQ15 G10
DQ16 M11
DQ17 L10
DQ18 N11
DQ19 M10
DQ20 E11
DQ21 B10
DQ22 T11
DQ23 T10
DQ24 M2
DQ25 L3
DQ26 N2
DQ27 M3
DQ28 E2
DQ29 E3
DQ30 T2
DQ31 T3

FB_B_MA<0>
FB_B_MA<1>
FB_B_MA<2>
FB_B_MA<3>
FB_B_MA<4>
FB_B_MA<5>
FB_B_MA<6>
FB_B_MA<7>
FB_B_MA<8>
FB_B_MA<9>
FB_B_MA<10>
FB_B_MA<11>
FB_B_CKE
FB_B_MA<12>
FB_B_CLK_P<1>
FB_B_CLK_N<1>
FB_B_CS1_L
FB_B_WE_L
FB_B_CAS_L
FB_B_RAS_L
FB_B_DRAM_RST
FB_B_RDQS<5>
FB_B_RDQS<6>
FB_B_RDQS<7>
FB_B_RDQS<4>
FB_B_WDQS<5>
FB_B_WDQS<6>
FB_B_WDQS<7>
FB_B_WDQS<4>
FB_B_BA<0>
FB_B_BA<1>
FB_B_BA<2>

FB_B3_ZQ
FB_B3_MF
FB_B3_SEN
RESET
RDQS0
RDQS1
RDQS2
RDQS3
WDQS0
WDQS1
WDQS2
WDQS3
BA0
BA1
BA2

VRAM8
R9290
R9298
R9299

GDDR3 Frame Buffer B (Top)

SYNC_MASTER=M88_MLB SYNC_DATE=11/01/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SCALE: NONE
SHEET: 80 OF 98
DRAWING NUMBER: 051-8071
REV. B

LVDS Transmitter Termination


All emulated LVDS outputs require this termination

PLACEMENT_NOTE=Place at U9600 (All 24 resistors)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480517	16	RES,MTL FILM,270 OHM,1%,1/16W,0402,SMD,L	0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402		GMX1_2V5
11480174	16	RES,MTL FILM,1/16W,157 OHM,1%,0402,SMD,LF	0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402 0402		GMX1_1V8

DisplayPort Mux



LVDS DDC MUX



Muxed Graphics Support

SYNC_MASTER=M98_MLB	SYNC_DATE=05/01/2008
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER
------	----------------

D 051-8071

D 051-8071

SCALE	SHT
-------	-----

NONE	81
------	----

--	--	--	--

1

D

C

B

A


D

C

B

A

Port Power Switch



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0637	1	CONN, RCP, MDP, HB, 20P, P=0.6	J9400	CRITICAL	

DisplayPort Connector

SYNC_MASTER=K20_MLB SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE: DRAWING NUMBER: 051-8071 REV. B

SCALE: NONE SHEET 82 OF 98





Laptopblue





C

B

A

D

C

B

A

LCD Backlight Support

SYNC_MASTER=YLER_K20 SYNC_DATE=07/18/2008

SYNC_DATE=07/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

SEE HOW TO REMOVE OR REPEAL AN UNLAWFUL BARR


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



D	051-8071	B
---	----------	---

NONE	86	98
------	----	----

GMUX 1.8V/1.2V S0 Switcher



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11450428	1	RES,MTL.FILM,1/16W,150K,1,0402,SMD,LF	R9901		GMUX_2V5
11450447	1	RES,MTL.FILM,1/16W,237K,1,0402,SMD,LF	R9901		GMUX_1V8

Misc Power Supplies

SYNC_MASTER=RXU_K20 SYNC_DATE=05/07/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

DRAWING NUMBER

REV.

D

051-8071

B

SCALE

NONE

SHT

87

OF

98

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.

All DQS pairs should be matched within 100 ps of clocks.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.

A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

A/BA/cmd signals should be matched within 5 ps of CLK pairs.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	15 27
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	15 27
MEM_A_CMT1	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15 27
MEM_A_CMT1	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	15 27
MEM_A_CMT1	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15 27
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15 27
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 27
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 27
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 27
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 27
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 27
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 27
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 27
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 27
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 27
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 27
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 27
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 27
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 27
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 27
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 27
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 27
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 27
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 27
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 27
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 27
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 27
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 27
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 27
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 27
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 27
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 27
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 27
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	15 28
MEM_B_CMT1	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15 28
MEM_B_CMT1	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	15 28
MEM_B_CMT1	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15 28
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16

8

7

6

5

4

3

2

1

Memory Constraints

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

REV. B

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: DRAWING NUMBER: 051-8071

SCALE: NONE

SHT: 89

OF: 98

D

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

C

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.

DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.

DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.

Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

B

A

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	PCIE_90D	PCIE	PEG R2D P<15..0> 69
	PCIE_90D	PCIE	PEG R2D N<15..0> 69
REQ_R2D	PCIE_90D	PCIE	PEG R2D C P<15..0> 9 69
	PCIE_90D	PCIE	PEG R2D C N<15..0> 9 69
REQ_D2R	PCIE_90D	PCIE	PEG D2R P<15..0> 9 69
	PCIE_90D	PCIE	PEG D2R N<15..0> 9 69
	PCIE_90D	PCIE	PEG D2R C P<15..0> 69
	PCIE_90D	PCIE	PEG D2R C N<15..0> 69
	PCIE_90D	PCIE	PCIE MINI R2D P 7 30
	PCIE_90D	PCIE	PCIE MINI R2D N 7 30
PCIE_MINI_R2D	PCIE_90D	PCIE	PCIE MINI R2D C P 17 30
	PCIE_90D	PCIE	PCIE MINI R2D C N 17 30
PCIE_MINI_D2R	PCIE_90D	PCIE	PCIE MINI D2R P 7 17 30
	PCIE_90D	PCIE	PCIE MINI D2R N 7 17 30
	PCIE_90D	PCIE	PCIE FW R2D P 35
	PCIE_90D	PCIE	PCIE FW R2D N 35
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C P 17 35
	PCIE_90D	PCIE	PCIE FW R2D C N 17 35
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R P 17 35
	PCIE_90D	PCIE	PCIE FW D2R N 17 35
	PCIE_90D	PCIE	PCIE FW D2R C P 35
	PCIE_90D	PCIE	PCIE FW D2R C N 35
	PCIE_90D	PCIE	PCIE EXCARD R2D P 7 31
	PCIE_90D	PCIE	PCIE EXCARD R2D N 7 31
PCIE_EXCARD_R2D	PCIE_90D	PCIE	PCIE EXCARD R2D C P 17 31
	PCIE_90D	PCIE	PCIE EXCARD R2D C N 17 31
PCIE_EXCARD_D2R	PCIE_90D	PCIE	PCIE EXCARD D2R P 7 17 31
	PCIE_90D	PCIE	PCIE EXCARD D2R N 7 17 31
MCP_PEG_R2D_CLK	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P 17 69
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N 17 69
MCP_PEG_R2D_CLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P 17 30
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N 17 30
MCP_PEG_R2D_CLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P 17 35
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N 17 35
MCP_PEG_R2D_CLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD P 17 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD N 17 31
MCP_PEX_CLK_COMP		MCP_PEX_COMP	MCP PEX CLK COMP 17
CRT_R2D	CRT_50S	CRT	CRT IG_R_C_PR 18 24
CRT_GREEN	CRT_50S	CRT	CRT IG_G_Y_Y 18 24
CRT_BLUE	CRT_50S	CRT	CRT IG_B_COMP_PB 18 24
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG_HSYNC 18 24
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG_VSYNC 18 24
MCP_DAC_RSET		MCP_DAC_COMP	MCP TV_DAC_RSET 18 24
MCP_DAC_VREF		MCP_DAC_COMP	MCP TV_DAC_VREF 18 24
TMDS_IG_TXC	DE_100D	DISPLAYPORT	TMDS IG_TXC P
TMDS_IG_TXC	DE_100D	DISPLAYPORT	TMDS IG_TXC N
TMDS_IG_TXD	DE_100D	DISPLAYPORT	TMDS IG_TXD P<2..0>
TMDS_IG_TXD	DE_100D	DISPLAYPORT	TMDS IG_TXD N<2..0>
DP_ML	DE_100D	DISPLAYPORT	DP IG_ML P<3..0> 9 81
DP_ML	DE_100D	DISPLAYPORT	DP IG_ML N<3..0> 9 81
DP_AUX_CH	DE_100D	DISPLAYPORT	DP IG_AUX_CH P 18 81
DP_AUX_CH	DE_100D	DISPLAYPORT	DP IG_AUX_CH N 18 81
MCP_HDMI_RSET	MCP_PV_COMP		MCP HDMI_RSET 18 24
MCP_HDMI_VPROBE	MCP_PV_COMP		MCP HDMI_VPROBE 18 24
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG_A_CLK P 18 84
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG_A_CLK N 18 84
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG_A_DATA P<2..0> 18 84
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG_A_DATA N<2..0> 18 84
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG_A_DATA P<3> 9 18
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG_A_DATA N<3> 9 18
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG_B_CLK P 9 18
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG_B_CLK N 9 18
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG_B_DATA P<2..0> 18 84
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG_B_DATA N<2..0> 18 84
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG_B_DATA P<3> 9 18
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG_B_DATA N<3> 9 18
MCP_IFPAB_RSET	MCP_PV_COMP		MCP IFPAB_RSET 18 24
MCP_IFPAB_VPROBE	MCP_PV_COMP		MCP IFPAB_VPROBE 18 24
SATA_HDD_R2D	SATA_100D	SATA	SATA HDD_R2D C P 20 38
	SATA_100D	SATA	SATA HDD_R2D C N 20 38
	SATA_100D	SATA	SATA HDD_R2D P 7 38
	SATA_100D	SATA	SATA HDD_R2D N 7 38
SATA_HDD_D2R	SATA_100D	SATA	SATA HDD_D2R P 20 38
	SATA_100D	SATA	SATA HDD_D2R N 20 38
	SATA_100D	SATA	SATA HDD_D2R C P 7 38
	SATA_100D	SATA	SATA HDD_D2R C N 7 38
SATA_ODD_R2D	SATA_100D	SATA	SATA ODD_R2D C P 20 38
	SATA_100D	SATA	SATA ODD_R2D C N 20 38
	SATA_100D	SATA	SATA ODD_R2D P 7 38
	SATA_100D	SATA	SATA ODD_R2D N 7 38
SATA_ODD_D2R	SATA_100D	SATA	SATA ODD_D2R P 20 38
	SATA_100D	SATA	SATA ODD_D2R N 20 38
	SATA_100D	SATA	SATA ODD_D2R C P 7 38
	SATA_100D	SATA	SATA ODD_D2R C N 7 38
MCP_SATA_TERM		SATA_TERM	MCP SATA_TERM 20

D

C

B

A

MCP Constraints 1

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER

D

051-8071

REV.

B

SCALE

NONE

SHT

90

OF

98

8

7

6

5

4

3

2

1

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

NET TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING			
MCP_DEBUG	PC1_55S	PC1	MCP_DEBUG<7..0>	13	19
PC1_AD	PC1_55S	PC1	PC1_AD<23..8>		
PC1_AD24	PC1_55S	PC1	PC1_AD<24>		
PC1_AD	PC1_55S	PC1	PC1_AD<31..25>		
PC1_AD	PC1_55S	PC1	PC1_PAR		
PC1_C_BE_L	PC1_55S	PC1	PC1_C_BE_L<3..0>		
PC1_CNT1	PC1_55S	PC1	PC1_IRDY_L		
PC1_CNT1	PC1_55S	PC1	PC1_DEVSEL_L		
PC1_CNT1	PC1_55S	PC1	PC1_PERR_L		
PC1_CNT1	PC1_55S	PC1	PC1_SERR_L		
PC1_CNT1	PC1_55S	PC1	PC1_STOP_L		
PC1_CNT1	PC1_55S	PC1	PC1_TRDY_L		
PC1_CNT1	PC1_55S	PC1	PC1_FRAME_L		
PC1_BE00_L	PC1_55S	PC1	PC1_BE00_L	19	
PC1_GNT0_L	PC1_55S	PC1	PC1_GNT0_L	19	
PC1_BE01_L	PC1_55S	PC1	PC1_BE01_L	19	
PC1_GNT1_L	PC1_55S	PC1	PC1_GNT1_L		
PC1_INTW_L	PC1_55S	PC1	PC1_INTW_L		
PC1_INTX_L	PC1_55S	PC1	PC1_INTX_L		
PC1_INTY_L	PC1_55S	PC1	PC1_INTY_L		
PC1_INTZ_L	PC1_55S	PC1	PC1_INTZ_L		
MCP_PC1_CLK2	CLK_PC1_55S	CLK_PC1	PC1_CLK33M MCP_R	19	
	CLK_PC1_55S	CLK_PC1	PC1_CLK33M MCP	19	
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	7	19 41 43 84
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	7	19 41 43 84
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19	25 84
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R	19	25
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC	25	41
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS	7	25 43
USB_EXTN	USB_90D	USB	USB_EXTN_P	20	39
	USB_90D	USB	USB_EXTN_N	20	39
	USB_90D	USB	USB_EXTN_MUXED_P		
	USB_90D	USB	USB_EXTN_MUXED_N		
USB_MINI	USB_90D	USB	USB_MINI_P	9	20
	USB_90D	USB	USB_MINI_N	9	20
USB_EXTD	USB_90D	USB	USB_EXTD_P	9	20
	USB_90D	USB	USB_EXTD_N	9	20
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	20	30
	USB_90D	USB	USB_CAMERA_N	20	30
USB_BT	USB_90D	USB	USB_BT_P	20	30
	USB_90D	USB	USB_BT_N	20	30
USB_TP4D	USB_90D	USB	USB_TP4D_P	20	49
	USB_90D	USB	USB_TP4D_N	20	49
USB_IR	USB_90D	USB	USB_IR_P	20	40
	USB_90D	USB	USB_IR_N	20	40
USB_EXTB	USB_90D	USB	USB_EXTB_P	20	39
	USB_90D	USB	USB_EXTB_N	20	39
USB_EXCARD	USB_90D	USB	USB_EXCARD_P	20	31
	USB_90D	USB	USB_EXCARD_N	20	31
USB_EXTC	USB_90D	USB	USB_EXTC_P	20	96 98
	USB_90D	USB	USB_EXTC_N	20	96 98
MCP_USB_RBIAS	MCP_USB_RBIAS		MCP_USB_RBIAS_GND	20	
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	7	13 21 44
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	7	13 21 44
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	21	44
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	21	44
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	9	21
	HDA_55S	HDA	HDA_BIT_CLK_R	21	
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21	53
	HDA_55S	HDA	HDA_SYNC_R	21	
HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L	21	
	HDA_55S	HDA	HDA_RST_L	21	53
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	21	53
	HDA_55S	HDA	HDA_SDIN_CODEC		
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21	53
	HDA_55S	HDA	HDA_SDOUT_R	21	
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP	21	
MCP_SIO_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	21	25
	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	25	41
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	21	43
	SPI_55S	SPI	SPI_CLK	21	43
SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R	21	43
	SPI_55S	SPI	SPI_MOSI	52	
SPI_MISO	SPI_55S	SPI	SPI_MISO	21	43
	SPI_55S	SPI	SPI_MISO_R	52	
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	21	43
	SPI_55S	SPI	SPI_CS0_L		

8

7

6

5

4

3

2

1

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

DRAWING NUMBER

REV.

SCALE

SHT

OF

8 7 6 5 4 3 2 1

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

NET TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
MCP_MII_COMP	MCP_MII_COMP	
MCP_MII_COMP	MCP_MII_COMP	
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK
	ENET_MII_55S	MCP_BUF0_CLK
ENET_INTR_L	ENET_MII_55S	ENET_MII
ENET_MDIO	ENET_MII_55S	ENET_MII
ENET_MDC	ENET_MII_55S	ENET_MII
ENET_PWDOWN_L	ENET_MII_55S	ENET_MII
	ENET_MII_55S	ENET_MII
ENET_RXCLK	ENET_MII_55S	ENET_MII
ENET_RXD	ENET_MII_55S	ENET_MII
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII
ENET_RXD	ENET_MII_55S	ENET_MII
ENET_TXCLK	ENET_MII_55S	ENET_MII
ENET_TXD0	ENET_MII_55S	ENET_MII
ENET_TXD	ENET_MII_55S	ENET_MII
ENET_TXD	ENET_MII_55S	ENET_MII
	ENET_MII_55S	ENET_MII
ENET_MDI	ENET_MDI_100D	ENET_MDI
	ENET_MDI_100D	ENET_MDI

Ethernet Constraints

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D DRAWING NUMBER 051-8071 REV. B

SCALE NONE SHT 92 OF 98

APPLE INC.

8 7 6 5 4 3 2 1



FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P	35 37
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N	35 37
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_P	35 37
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P	35 37
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	35 37
Port 2 Not Used				

FireWire Constraints

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-8071	B
SCALE	SHT	OF
NONE	93	98



GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	=40_OHM_SE	=40_OHM_SE	0.095 MM	12.7 MM	=STANDARD	=STANDARD
GDDR3_40SE	*	=40_OHM_SE	=40_OHM_SE	0.095 MM	=40_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	0.095 MM	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.511_SPACING	?
GDDR3_CMD	*	=2.511_SPACING	?
GDDR3_DATA	*	=2.511_SPACING	?
GDDR3_DQS	*	=2.511_SPACING	?

From T18 MXM:

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FB A CLK P	mmf1_40se	mmf1_clk	FB A CLK P<0>	71 72 79
FB A CLK N	mmf1_40se	mmf1_clk	FB A CLK N<0>	71 72 79
FB A CLK P	mmf1_80d	mmf1_clk	FB A CLK P<1>	71 72 79
FB A CLK N	mmf1_80d	mmf1_clk	FB A CLK N<1>	71 72 79
FB A MAC1..0	mmf1_40r55se	mmf1_cmd	FB A MAC1..0	71 72 79
FB A MAC12..6	mmf1_40r55se	mmf1_cmd	FB A MAC12..6	71 72 79
FB A BAC2..0	mmf1_40r55se	mmf1_cmd	FB A BAC2..0	71 72 79
FB A BAS 1	mmf1_40r55se	mmf1_cmd	FB A BAS 1	71 72 79
FB A CAS 1	mmf1_40r55se	mmf1_cmd	FB A CAS 1	71 72 79
FB A WE 1	mmf1_40r55se	mmf1_cmd	FB A WE 1	71 72 79
FB A CKE	mmf1_40r55se	mmf1_cmd	FB A CKE	71 72 79
FB A CSD 1	mmf1_40r55se	mmf1_cmd	FB A CSD 1	71 72
FB A DRAM_RST	mmf1_40r55se	mmf1_cmd	FB A DRAM_RST	71 72 79
FB A UMA<5..2>	mmf1_40se	mmf1_cmd	FB A UMA<5..2>	71 72 79
FB A UMA<5..2>	mmf1_40se	mmf1_cmd	FB A UMA<5..2>	71 72 79
FB A WDQS<0>	mmf1_40se	mmf1_dqs	FB A WDQS<0>	71 72 79
FB A WDQS<1>	mmf1_40se	mmf1_dqs	FB A WDQS<1>	71 72 79
FB A WDQS<2>	mmf1_40se	mmf1_dqs	FB A WDQS<2>	71 72 79
FB A WDQS<3>	mmf1_40se	mmf1_dqs	FB A WDQS<3>	71 72 79
FB A RDQS<0>	mmf1_40se	mmf1_dqs	FB A RDQS<0>	71 72 79
FB A RDQS<1>	mmf1_40se	mmf1_dqs	FB A RDQS<1>	71 72 79
FB A RDQS<2>	mmf1_40se	mmf1_dqs	FB A RDQS<2>	71 72 79
FB A RDQS<3>	mmf1_40se	mmf1_dqs	FB A RDQS<3>	71 72 79
FB A DQ<7..0>	mmf1_40se	mmf1_data	FB A DQ<7..0>	7 71 72 79
FB A DQ<15..8>	mmf1_40se	mmf1_data	FB A DQ<15..8>	7 71 72 79
FB A DQ<23..16>	mmf1_40se	mmf1_data	FB A DQ<23..16>	7 71 72 79
FB A DQ<31..24>	mmf1_40se	mmf1_data	FB A DQ<31..24>	7 71 72 79
FB A DQM 1<0>	mmf1_40se	mmf1_data	FB A DQM 1<0>	71 72 79
FB A DQM 1<1>	mmf1_40se	mmf1_data	FB A DQM 1<1>	71 72 79
FB A DQM 1<2>	mmf1_40se	mmf1_data	FB A DQM 1<2>	71 72 79
FB A DQM 1<3>	mmf1_40se	mmf1_data	FB A DQM 1<3>	71 72 79
FB A WDQS<4>	mmf1_40se	mmf1_dqs	FB A WDQS<4>	71 72 79
FB A WDQS<5>	mmf1_40se	mmf1_dqs	FB A WDQS<5>	71 72 79
FB A WDQS<6>	mmf1_40se	mmf1_dqs	FB A WDQS<6>	71 72 79
FB A WDQS<7>	mmf1_40se	mmf1_dqs	FB A WDQS<7>	71 72 79
FB A RDQS<4>	mmf1_40se	mmf1_dqs	FB A RDQS<4>	71 72 79
FB A RDQS<5>	mmf1_40se	mmf1_dqs	FB A RDQS<5>	71 72 79
FB A RDQS<6>	mmf1_40se	mmf1_dqs	FB A RDQS<6>	71 72 79
FB A RDQS<7>	mmf1_40se	mmf1_dqs	FB A RDQS<7>	71 72 79
FB A DQ<39..32>	mmf1_40se	mmf1_data	FB A DQ<39..32>	7 71 72 79
FB A DQ<47..40>	mmf1_40se	mmf1_data	FB A DQ<47..40>	7 71 72 79
FB A DQ<55..48>	mmf1_40se	mmf1_data	FB A DQ<55..48>	7 71 72 79
FB A DQ<63..56>	mmf1_40se	mmf1_data	FB A DQ<63..56>	7 71 72 79
FB A DQM 1<4>	mmf1_40se	mmf1_data	FB A DQM 1<4>	71 72 79
FB A DQM 1<5>	mmf1_40se	mmf1_data	FB A DQM 1<5>	71 72 79
FB A DQM 1<6>	mmf1_40se	mmf1_data	FB A DQM 1<6>	71 72 79
FB A DQM 1<7>	mmf1_40se	mmf1_data	FB A DQM 1<7>	71 72 79
FB A CS1 1	mmf1_40r55se	mmf1_cmd	FB A CS1 1	71 79

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FB C CLK P	mmf1_40se	mmf1_clk	FB B CLK P<0>	71 73 80
FB C CLK N	mmf1_40se	mmf1_clk	FB B CLK N<0>	71 73 80
FB C CLK P	mmf1_80d	mmf1_clk	FB B CLK P<1>	71 73 80
FB C CLK N	mmf1_80d	mmf1_clk	FB B CLK N<1>	71 73 80
FB C MAC1..0	mmf1_40r55se	mmf1_cmd	FB B MAC1..0	71 73 80
FB C MAC12..6	mmf1_40r55se	mmf1_cmd	FB B MAC12..6	7 71 73 80
FB C BAC2..0	mmf1_40r55se	mmf1_cmd	FB B BAC2..0	7 71 73 80
FB C BAS 1	mmf1_40r55se	mmf1_cmd	FB B BAS 1	71 73 80
FB C CAS 1	mmf1_40r55se	mmf1_cmd	FB B CAS 1	7 71 73 80
FB C WE 1	mmf1_40r55se	mmf1_cmd	FB B WE 1	71 73 80
FB C CKE	mmf1_40r55se	mmf1_cmd	FB B CKE	71 73 80
FB C CSD 1	mmf1_40r55se	mmf1_cmd	FB B CSD 1	7 71 73
FB C DRAM_RST	mmf1_40r55se	mmf1_cmd	FB B DRAM_RST	71 73 80
FB C UMA<5..2>	mmf1_40se	mmf1_cmd	FB B UMA<5..2>	71 73 80
FB C UMA<5..2>	mmf1_40se	mmf1_cmd	FB B UMA<5..2>	71 73 80
FB C WDQS<0>	mmf1_40se	mmf1_dqs	FB B WDQS<0>	71 73 80
FB C WDQS<1>	mmf1_40se	mmf1_dqs	FB B WDQS<1>	71 73 80
FB C WDQS<2>	mmf1_40se	mmf1_dqs	FB B WDQS<2>	71 73 80
FB C WDQS<3>	mmf1_40se	mmf1_dqs	FB B WDQS<3>	71 73 80
FB C RDQS<0>	mmf1_40se	mmf1_dqs	FB B RDQS<0>	71 73 80
FB C RDQS<1>	mmf1_40se	mmf1_dqs	FB B RDQS<1>	71 73 80
FB C RDQS<2>	mmf1_40se	mmf1_dqs	FB B RDQS<2>	71 73 80
FB C RDQS<3>	mmf1_40se	mmf1_dqs	FB B RDQS<3>	71 73 80
FB C DQ<7..0>	mmf1_40se	mmf1_data	FB B DQ<7..0>	7 71 73 80
FB C DQ<15..8>	mmf1_40se	mmf1_data	FB B DQ<15..8>	7 71 73 80
FB C DQ<23..16>	mmf1_40se	mmf1_data	FB B DQ<23..16>	7 71 73 80
FB C DQ<31..24>	mmf1_40se	mmf1_data	FB B DQ<31..24>	7 71 73 80
FB C DQM 1<0>	mmf1_40se	mmf1_data	FB B DQM 1<0>	71 73 80
FB C DQM 1<1>	mmf1_40se	mmf1_data	FB B DQM 1<1>	71 73 80
FB C DQM 1<2>	mmf1_40se	mmf1_data	FB B DQM 1<2>	71 73 80
FB C DQM 1<3>	mmf1_40se	mmf1_data	FB B DQM 1<3>	71 73 80
FB C WDQS<4>	mmf1_40se	mmf1_dqs	FB B WDQS<4>	71 73 80
FB C WDQS<5>	mmf1_40se	mmf1_dqs	FB B WDQS<5>	71 73 80
FB C WDQS<6>	mmf1_40se	mmf1_dqs	FB B WDQS<6>	71 73 80
FB C WDQS<7>	mmf1_40se	mmf1_dqs	FB B WDQS<7>	71 73 80
FB C RDQS<4>	mmf1_40se	mmf1_dqs	FB B RDQS<4>	71 73 80
FB C RDQS<5>	mmf1_40se	mmf1_dqs	FB B RDQS<5>	71 73 80
FB C RDQS<6>	mmf1_40se	mmf1_dqs	FB B RDQS<6>	71 73 80
FB C RDQS<7>	mmf1_40se	mmf1_dqs	FB B RDQS<7>	71 73 80
FB C DQ<39..32>	mmf1_40se	mmf1_data	FB B DQ<39..32>	7 71 73 80
FB C DQ<47..40>	mmf1_40se	mmf1_data	FB B DQ<47..40>	7 71 73 80
FB C DQ<55..48>	mmf1_40se	mmf1_data	FB B DQ<55..48>	7 71 73 80
FB C DQ<63..56>	mmf1_40se	mmf1_data	FB B DQ<63..56>	7 71 73 80
FB C DQM 1<4>	mmf1_40se	mmf1_data	FB B DQM 1<4>	71 73 80
FB C DQM 1<5>	mmf1_40se	mmf1_data	FB B DQM 1<5>	71 73 80
FB C DQM 1<6>	mmf1_40se	mmf1_data	FB B DQM 1<6>	71 73 80
FB C DQM 1<7>	mmf1_40se	mmf1_data	FB B DQM 1<7>	71 73 80
FB C CS1 1	mmf1_40r55se	mmf1_cmd	FB B CS1 1	71 80

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LVDS A CLK P	lvds_100d	lvds	LVDS A CLK P	81 84
LVDS A CLK N	lvds_100d	lvds	LVDS A CLK N	81 84
LVDS A DATA P<2..0>	lvds_100d	lvds	LVDS A DATA P<2..0>	7 81 84
LVDS A DATA N<2..0>	lvds_100d	lvds	LVDS A DATA N<2..0>	7 81 84
LVDS B CLK P	lvds_100d	lvds	LVDS B CLK P	7 81 84
LVDS B CLK N	lvds_100d	lvds	LVDS B CLK N	81 84
LVDS B DATA P<2..0>	lvds_100d	lvds	LVDS B DATA P<2..0>	7 81 84
LVDS B DATA N<2..0>	lvds_100d	lvds	LVDS B DATA N<2..0>	7 81 84
LVDS CONN A CLK P F	lvds_100d	lvds	LVDS CONN A CLK P F	7 78
LVDS CONN A CLK P N	lvds_100d	lvds	LVDS CONN A CLK P N	7 78
LVDS CONN B CLK P F	lvds_100d	lvds	LVDS CONN B CLK P F	7 78
LVDS CONN B CLK P N	lvds_100d	lvds	LVDS CONN B CLK P N	7 78
LVDS CONN A CLK P	lvds_100d	lvds	LVDS CONN A CLK P	78 81
LVDS CONN A CLK N	lvds_100d	lvds	LVDS CONN A CLK N	78 81
LVDS CONN B DATA P<2..0>	lvds_100d	lvds	LVDS CONN B DATA P<2..0>	7 78 81
LVDS CONN B DATA N<2..0>	lvds_100d	lvds	LVDS CONN B DATA N<2..0>	7 78 81
LVDS CONN B CLK P	lvds_100d	lvds	LVDS CONN B CLK P	78 81
LVDS CONN B CLK N	lvds_100d	lvds	LVDS CONN B CLK N	78 81
LVDS CONN B DATA P<2..0>	lvds_100d	lvds	LVDS CONN B DATA P<2..0>	7 78 81
LVDS CONN B DATA N<2..0>	lvds_100d	lvds	LVDS CONN B DATA N<2..0>	7 78 81
DP ML C P<3..0>	dp_100d	displayport	DP ML C P<3..0>	82
DP ML C N<3..0>	dp_100d	displayport	DP ML C N<3..0>	82
DP ML P<3..0>	dp_100d	displayport	DP ML P<3..0>	81 82
DP ML N<3..0>	dp_100d	displayport	DP ML N<3..0>	81 82
DP ML CONN P<3..0>	dp_100d	displayport	DP ML CONN P<3..0>	82
DP ML CONN N<3..0>	dp_100d	displayport	DP ML CONN N<3..0>	82
DP AUX CH C P	dp_100d	displayport	DP AUX CH C P	81 82
DP AUX CH C N	dp_100d	displayport	DP AUX CH C N	81 82

G96 Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
GPU CLK27M	clk_gpu_40se	clk_gpu	GPU CLK27M	75
GPU CLK27M SS	clk_gpu_40se	clk_gpu	GPU CLK27M SS	75
LVDS EG A CLK P	lvds_100d	lvds	LVDS EG A CLK P	76 84
LVDS EG A CLK N	lvds_100d	lvds	LVDS EG A CLK N	76 84
LVDS EG A DATA P<2..0>	lvds_100d	lvds	LVDS EG A DATA P<2..0>	76 84
LVDS EG A DATA N<2..0>	lvds_100d	lvds	LVDS EG A DATA N<2..0>	7 76 84
LVDS EG B DATA P<2..0>	lvds_100d	lvds	LVDS EG B DATA P<2..0>	76 84
LVDS EG B DATA N<2..0>	lvds_100d	lvds	LVDS EG B DATA N<2..0>	76 84
DP ML C P<3..0>	dp_100d	displayport	DP EG ML P<3..0>	76 81
DP ML C N<3..0>	dp_100d	displayport	DP EG ML N<3..0>	76 81
DP EG AUX CH P	dp_100d	displayport	DP EG AUX CH P	76 81
DP EG AUX CH N	dp_100d	displayport	DP EG AUX CH N	76 81
DP EG AUX CH C P	dp_100d	displayport	DP EG AUX CH C P	81
DP EG AUX CH C N	dp_100d	displayport	DP EG AUX CH C N	81

GPU (G96) Constraints

SYNC_MASTER=M98_MLS SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE: DRAWING NUMBER

D

051-8071

REV.

B

SCALE

SHT

95

OF

98

8		7			6		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I701_556	"	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_I701_556	"	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	"	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENHTECOBH	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	~STANDARD	?
PP1VS_MEM	*	~STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P200M	*	0.20 MM	1000
PWR_P200M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLE	QND	*	QND_P2984
MEM_CND	QND	*	QND_P2984
MEM_CTLG	QND	*	QND_P2984
MEM_DATA	QND	*	QND_P2984
MEM_PQS	QND	*	QND_P2984

NET_SPACING_TYP1	NET_SPACING_TYP2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2004
CPU_COMP	GND	*	GND_P2004
CPU_CTLREF	GND	*	GND_P2004
CPU_VCCENSE	GND	*	GND_P2004
FSB_LSTB	FSB_LSTB	*	GND_P2004

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENRT_MDI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2004 <small>net:GND_P2004</small>
PCIE	GND	*	GND_P2004 <small>net:GND_P2004</small>
SATA	GND	*	GND_P2004 <small>net:GND_P2004</small>
USB	GND	*	GND_P2004 <small>net:GND_P2004</small>
CLK_PCIE	SR_POWER	*	PWR_P2005 <small>net:PWR_P2005</small>
SATA	SR_POWER	*	PWR_P2004 <small>net:PWR_P2004</small>
USB	SR_POWER	*	PWR_P2004 <small>net:PWR_P2004</small>

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
MEM_70D_VDD_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
PCIE_90D_OVERRIDE	*	VERRIDE	VERRIDE	0.09 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE
USB_90D_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_MEM_COMP_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_MII_COMP_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_USB_FBIAS_OVERRIDE	TOP_OVERRIDE	VERRIDE	VERRIDE	0.1 MM_OVERRIDE	500 MIL_OVERRIDE	VERRIDE	VERRIDE
MCP_DV_COMP_OVERRIDE	*	VERRIDE	VERRIDE	0.25 MM_OVERRIDE	250 MIL_OVERRIDE	VERRIDE	VERRIDE
CPU_27P4S_OVERRIDE	BOTTOM_OVERRIDE	VERRIDE	VERRIDE	0.23 MM_OVERRIDE	100 MIL_OVERRIDE	VERRIDE	VERRIDE

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	ISL4, ISL9	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	ISL3, ISL10	N_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	ISL4, ISL9	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_VDD_OVERRIDE	ISL3, ISL10	N_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island. Forces power-referenced memory signals (CLK,ADDR,CTRL) to not route on ISL3, ISL4 & ISL10(GND-referenced planes).

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	BGA	100_DIFF_BGA
DP_100D	BGA	100_DIFF_BGA
SATA_100D	BGA	100_DIFF_BGA

FLASH MEMORY BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FLSH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEK_70D	BOTTOM			0.127 MM	6.35 MM		

M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		SWT_MCU_100D	SWTCONN	ENETCONN_P<3..0>
		SWT_MCU_100D	SWTCONN	ENETCONN_N<3..0>
		SATA_100D	SATA	SATA_ODD_R2D_UF_P
		SATA_100D	SATA	SATA_ODD_R2D_UF_N
		SATA_100D	SATA	SATA_ODD_D2R_UF_P
		SATA_100D	SATA	SATA_ODD_D2R_UF_N
		SATA_100D	SATA	SATA_HDD_D2R_UF_P
		SATA_100D	SATA	SATA_HDD_D2R_UF_N
		SATA_100D	SATA	SATA_HDD_R2D_UF_P
		SATA_100D	SATA	SATA_HDD_R2D_UF_N
	SENSE DIFFERENTIAL	SENSE_170V_55G	SENSE	MCPCOREISNS_P
		SENSE_170V_55G	SENSE	MCPCOREISNS_N
	SPUTHERMS_D2_P	THERM_170V_55G	THERM	CPUTHRMSNS_D2_P
		THERM_170V_55G	THERM	CPUTHRMSNS_D2_N
	CPU_THERMD_C2	THERM_170V_55G	THERM	CPU_THERMD_P
		THERM_170V_55G	THERM	CPU_THERMD_N
	SPUTHERMS_D_P	THERM_170V_55G	THERM	GPUTHRMSNS_D_P
		THERM_170V_55G	THERM	GPUTHRMSNS_D_N
	CPU_THERMD_C2	THERM_170V_55G	THERM	GPU_TDIODE_P
		THERM_170V_55G	THERM	GPU_TDIODE_N
	MCPTHMSNS_D_P	THERM_170V_55G	THERM	MCPTHMSNS_D_P
		THERM_170V_55G	THERM	MCPTHMSNS_D_N
	MCP_THERMD_C2	THERM_170V_55G	THERM	MCP_THMDIODE_P
		THERM_170V_55G	THERM	MCP_THMDIODE_N
	SENSE DIFFERENTIAL	SENSE_170V_55G	SENSE	1V05CPUISNS_R_P
		SENSE_170V_55G	SENSE	1V05CPUISNS_R_N
	SENSE DIFFERENTIAL	SENSE_170V_55G	SENSE	DDRISNS_R_P
		SENSE_170V_55G	SENSE	DDRISNS_R_N
	SENSE DIFFERENTIAL	SENSE_170V_55G	SENSE	GPUISNS_P
		SENSE_170V_55G	SENSE	GPUISNS_N
	SENSE DIFFERENTIAL	SENSE_170V_55G	SENSE	1V05CPU_P
		SENSE_170V_55G	SENSE	1V05CPU_N
	SENSE DIFFERENTIAL	SENSE_170V_55G	SENSE	DDRISNS_P
		SENSE_170V_55G	SENSE	DDRISNS_N
	SENSE DIFFERENTIAL	SENSE_170V_55G	SENSE	PIV8GPU_P
		SENSE_170V_55G	SENSE	PIV8GPU_N
	SENSE DIFFERENTIAL	SENSE_170V_55G	SENSE	ISNS_CPU_P
		SENSE_170V_55G	SENSE	ISNS_CPU_N
			GND	GND
			SR_POWER	PF3V3_S5
			SR_POWER	PF3V3_S0
			SR_POWER	PE1V5_S0
	SENSE DIFFERENTIAL	SENSE_170V_55G	SENSE	PIV8GPUISNS_P
		SENSE_170V_55G	SENSE	PIV8GPUISNS_N
	SENSE DIFFERENTIAL	SENSE_170V_55G	SENSE	PIV8GPUISNS_R_P
		SENSE_170V_55G	SENSE	PIV8GPUISNS_R_N
	ASIC_CNTRLMEM0	FLASH_55G		NF_CLE_R
	ASIC_CNTRLMEM0	FLASH_55G		NF_ALE_R
	ASIC_CNTRLMEM0	FLASH_55G		NF_CE0_L_R
	ASIC_CNTRLMEM0	FLASH_55G		NF_CE1_L_R
	ASIC_CNTRLMEM0	FLASH_55G		NF_RE0_L_R
	ASIC_CNTRLMEM0	FLASH_55G		NF_WE0_L_R
	ASIC_CNTRLMEM2	FLASH_55G		NF_CLE_R
	ASIC_CNTRLMEM2	FLASH_55G		NF_ALE_R
	ASIC_CNTRLMEM2	FLASH_55G		NF_CE0_L_R
	ASIC_CNTRLMEM2	FLASH_55G		NF_CE1_L_R
	ASIC_CNTRLMEM2	FLASH_55G		NF_RE0_L_R
	ASIC_CNTRLMEM2	FLASH_55G		NF_WE0_L_R
	ASIC_CNTRLMEM3	FLASH_55G		NF_CLE
	ASIC_CNTRLMEM3	FLASH_55G		NF_ALE
	ASIC_CNTRLMEM3	FLASH_55G		NF_CE0_L
	ASIC_CNTRLMEM3	FLASH_55G		NF_CE1_L
	ASIC_CNTRLMEM3	FLASH_55G		NF_RE0_L
	ASIC_CNTRLMEM3	FLASH_55G		NF_WE0_L
	ASIC_CNTRLMEM2	FLASH_55G		NF_CLE
	ASIC_CNTRLMEM2	FLASH_55G		NF_ALE
	ASIC_CNTRLMEM2	FLASH_55G		NF_CE0_L
	ASIC_CNTRLMEM2	FLASH_55G		NF_CE1_L
	ASIC_CNTRLMEM2	FLASH_55G		NF_RE0_L
	ASIC_CNTRLMEM2	FLASH_55G		NF_WE0_L

M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	KEY_TYPE			
	PHYSICAL	SPACING		
9000	CLK_PCIE100M	CLK_PCIE	PCIE_CLK100M_MINI_CONN_P	7 30
9001	CLK_PCIE100M	CLK_PCIE	PCIE_CLK100M_MINI_CONN_N	7 30
9100	1700_DIEFFAIR		CHGR_CSI_R_P	40
9101	1700_DIEFFAIR		CHGR_CSI_R_N	40
9102	1700_DIEFFAIR		CHGR_CSO_R_P	45 60
9103	1700_DIEFFAIR		CHGR_CSO_R_N	45 60
9200 (USB_EXT2)	USB_500	USB	USB2_EXT2_MIXED_P	39
9201 (USB_EXT2)	USB_500	USB	USB2_EXT2_MIXED_N	39
9310 (USB_EXT3)	USB_500	USB	USB2_LT1_P	7 39
9311 (USB_EXT3)	USB_500	USB	USB2_LT1_N	7 39
9320 (USB_EXT3)	USB_500	USB	CONN_TP4D_USB_P	
9321 (USB_EXT3)	USB_500	USB	CONN_TP4D_USB_N	
9330 (USB_CAMERA)	USB_500	USB	USB_CAMERA_CONN_P	7 30
9331 (USB_CAMERA)	USB_500	USB	USB_CAMERA_CONN_N	7 30
9410	USB_500	USB	CONN_USB2_BT_P	7 30
9411	USB_500	USB	CONN_USB2_BT_N	7 30
9420	USB_500	USB	USB_LT2_P	7 39
9421	USB_500	USB	USB_LT2_N	7 39
9510	USB_500	USB	USB2_EXCARD_CONN_P	7 31
9511	USB_500	USB	USB2_EXCARD_CONN_N	7 31
9610	DP_1000	DP_1000	DP_IG_AUX_CH_C_P	81
9611	DP_1000	DP_1000	DP_IG_AUX_CH_C_N	81
9700 MCP PE4 REFCLE	CLK_PCIE100M	CLK_PCIE	PCIE_CLK100M_FC_P	
9701	CLK_PCIE100M	CLK_PCIE	PCIE_CLK100M_FC_N	
9810	PCIE_FC_R2D	PCIE_500	PCIE_FC_R2D_C_P	
9811	PCIE_FC_R2D	PCIE_500	PCIE_FC_R2D_C_N	
9820	PCIE_FC_D2R	PCIE_500	PCIE_FC_D2R_P	
9821	PCIE_FC_D2R	PCIE_500	PCIE_FC_D2R_N	
9830	PCIE_FC_R2D_P	PCIE_500	PCIE_FC_R2D_P	
9831	PCIE_FC_R2D_N	PCIE_500	PCIE_FC_R2D_N	
9900	CLK_PCIE100M	CLK_PCIE	PCIE_CLK100M_EXCARD_CONN_N	7 31
9901	CLK_PCIE100M	CLK_PCIE	PCIE_CLK100M_EXCARD_CONN_P	7 31
9910	SPK_OUT	DIEFFAIR	SPKRAMP_L1_OUT_P	7 56 57
9911	DIEFFAIR	AUDIO	SPKRAMP_L1_OUT_N	7 56 57
9920	SPK_OUT	DIEFFAIR	SPKRAMP_L2_OUT_P	7 56 57
9921	DIEFFAIR	AUDIO	SPKRAMP_L2_OUT_N	7 56 57
9930	SPK_OUT	DIEFFAIR	SPKRAMP_R1_OUT_P	7 56 57
9931	DIEFFAIR	AUDIO	SPKRAMP_R1_OUT_N	7 56 57
9940	SPK_OUT	DIEFFAIR	SPKRAMP_R2_OUT_P	7 56 57
9941	DIEFFAIR	AUDIO	SPKRAMP_R2_OUT_N	7 56 57
9950	SPK_OUT	DIEFFAIR	SPKRAMP_LFE_OUT_P	7 56 57
9951	DIEFFAIR	AUDIO	SPKRAMP_LFE_OUT_N	7 56 57
9960				
9970	USB_500	USB	USB_EXT3_P	20 91 98
9971	USB_500	USB	USB_EXT3_N	20 91 98
9980	USB_500	USB	USB_LT3_P	7 98
9981	USB_500	USB	USB_LT3_N	7 98

Project Specific Constraints	
SYNC_MASTER=M98_MLB	SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SIZE D	DRAWING NUMBER 051-8071	REV. B
SCALE NONE	SHT 96 OF 98	

8		7		6		5		4		3		2		1	
M99 Board-Specific Spacing & Physical Constraints															
BOARD LAYERS						BOARD AREAS			BOARD UNITS (MIL. OR MM)		ALLEGRO VERSION				
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM						NO_TYPER_BGA			MM		15.5.1				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
DEFAULT		*	Y	<50_OHM_SE		<50_OHM_SE		10 MM		0 MM		0 MM			
STANDARD		*	Y	<DEFAULT		<DEFAULT		10 MM		<DEFAULT		<DEFAULT			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
55_OHM_SE		TOP, BOTTOM	Y	0.090 MM		0.090 MM									
55_OHM_SE		*	Y	0.076 MM		0.076 MM		<STANDARD		<STANDARD		<STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
50_OHM_SE		TOP, BOTTOM	Y	0.110 MM		0.095 MM									
50_OHM_SE		*	Y	0.090 MM		0.090 MM		<STANDARD		<STANDARD		<STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
40_OHM_SE		TOP, BOTTOM	Y	0.165 MM		0.095 MM									
40_OHM_SE		*	Y	0.135 MM		0.135 MM		<STANDARD		<STANDARD		<STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
27P4_OHM_SE		TOP, BOTTOM	Y	0.310 MM		0.095 MM									
27P4_OHM_SE		*	Y	0.250 MM		0.250 MM		<STANDARD		<STANDARD		<STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
70_OHM_DIFF		*	N	<STANDARD		<STANDARD		<STANDARD		<STANDARD		<STANDARD			
70_OHM_DIFF		ISL3, ISL4	Y	0.160 MM		0.160 MM				0.175 MM		0.175 MM			
70_OHM_DIFF		ISL9, ISL10	Y	0.160 MM		0.160 MM				0.175 MM		0.175 MM			
70_OHM_DIFF		ISL2, ISL11	Y	0.170 MM		0.170 MM				0.150 MM		0.150 MM			
70_OHM_DIFF		TOP, BOTTOM	Y	0.170 MM		0.095 MM				0.150 MM		0.150 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
80_OHM_DIFF		*	N	<STANDARD		<STANDARD		<STANDARD		<STANDARD		<STANDARD			
80_OHM_DIFF		ISL3, ISL4	Y	0.125 MM		0.125 MM				0.180 MM		0.180 MM			
80_OHM_DIFF		ISL9, ISL10	Y	0.125 MM		0.125 MM				0.180 MM		0.180 MM			
80_OHM_DIFF		ISL2, ISL11	Y	0.140 MM		0.140 MM				0.190 MM		0.190 MM			
80_OHM_DIFF		TOP, BOTTOM	Y	0.140 MM		0.095 MM				0.190 MM		0.190 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
90_OHM_DIFF		*	N	<STANDARD		<STANDARD		<STANDARD		<STANDARD		<STANDARD			
90_OHM_DIFF		ISL3, ISL4	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL9, ISL10	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL2, ISL11	Y	0.115 MM		0.115 MM				0.230 MM		0.230 MM			
90_OHM_DIFF		TOP, BOTTOM	Y	0.115 MM		0.095 MM				0.230 MM		0.230 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_OHM_DIFF		*	N	<STANDARD		<STANDARD		<STANDARD		<STANDARD		<STANDARD			
100_OHM_DIFF		ISL3, ISL4	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL9, ISL10	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.220 MM		0.220 MM			
100_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.220 MM		0.220 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	<STANDARD		<STANDARD		<STANDARD		<STANDARD		<STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
DEFAULT		*	0.1 MM	?											
STANDARD		*	<DEFAULT	?											
BGA_P1MM		*	<DEFAULT	?											
BGA_P2MM		*	<DEFAULT	?											
BGA_P3MM		*	<DEFAULT	?											
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
1:5:1_SPACING		*	0.15 MM	?											
1:8:1_SPACING		*	0.18 MM	?											
2:1_SPACING		*	0.2 MM	?											
2.5:1_SPACING		*	0.25 MM	?											
3:1_SPACING		*	0.3 MM	?											
4:1_SPACING		*	0.4 MM	?											
NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET											
*		*	BGA	BGA_P1MM											
MEM_CLK		*	BGA	BGA_P2MM											
CLK_FSB		*	BGA	BGA_P3MM											
CLK_PCIE		*	BGA	BGA_P2MM											
CLK_SLOW		*	BGA	BGA_P2MM											
FSB_DSTB		FSB_DSTB	BGA	BGA_P3MM											
NOTE: From T18 MLB, changed to reflect M99 stackup.															
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
2X_DIELECTRIC		*	0.140 MM	?											
3X_DIELECTRIC		*	0.210 MM	?											
4X_DIELECTRIC		*	0.280 MM	?											
5X_DIELECTRIC		*	0.350 MM	?											
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
1:1_DIFFPAIR		*	Y	<STANDARD	<STANDARD	<STANDARD	0.1 MM	0.1 MM							
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP							
100_DIFF_BGA		*	<100_OHM_DIFF	<100_OHM_DIFF	<100_OHM_DIFF	<100_OHM_DIFF	<100_OHM_DIFF	<100_OHM_DIFF							
100_DIFF_BGA		ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM							
100_DIFF_BGA		ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM							
NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.															
PCB Rule Definitions															
SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008															
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
APPLE INC.			D		DRAWING NUMBER		REV.								
			SCALE		SHT		OF								
			NONE		97		98								
8		7		6		5		4		3		2		1	

D

C

B


A

D

C

B

A



PROJECT SPECIFIC CONNS

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-8071

REV.

B

SCALE

NONE

SHT

98

OF

98