



EL2 Block Diagram

01






FREQ. SEL TABLE


BSEL Frequency Select Table

FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	133Mhz
0	1	1	166Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz

Clock Gen I2C



PROJECT : EL2
Quanta Computer Inc.




BOM Option Table

Reference	Description
N/A	N/A


Layout note:
comp0.2: Zo=27.4ohm, L<0.5"
comp1.3: Zo=55ohm, L<0.5"

Layout note:
IC1: DPRSTP#, Delay Chain (SB=PowerC+NB=CPU)


Thermal Trip




Processor hot



XDP



CPU Thermal monitor



PROJECT : EL2
Quanta Computer Inc.


Size	Document Number	Rev
	CPU(1/2) HOST BUS	1A
Date:	Thursday, August 13, 2009	Sheet 3 of 40

BOM Option Table

Reference	Description
N/A	N/A

Need NC 20PCS 10u before A1 BOM released(A0 all stuff)

Place these parts reference to Intel demo board.







Penryn CPU Power Status and max current table

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC_CORE	O	X	X	VID	47A	Standard Voltage CPU
VCC_CORE	O	X	X	VID	50A	SV Design Target
VCC_CORE	O	X	X	VID	TBD	Extreme Edition CPU
VCC_CORE	O	X	X	VID	67A	EE Design Target
VCCA	O	X	X	+1.5V	130mA	
VCCP	O	X	X	+1.05V	4.5A	Before VCC Stable
VCCP	O	X	X	+1.05V	2.5A	After VCC Stable

(See Penryn EMTS Rev:1.0 Table7,8 for voltage and current)

(See Penryn EMTS Rev:1.0 Table-3 for VID table)

Layout Note:
Inside CPU center cavity in 2 rows



Layout Note:
Route VCCSENSE and VSSENSE traces at 27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.




PROJECT : EL2
Quanta Computer Inc.

Size	Document Number	Rev
	CPU(2/2) POWER	1A

Date: Thursday, August 13, 2009 Sheet 4 of 40

BOM Option Table



Reference	Description
N/A	N/A




PROJECT : EL2
Quanta Computer Inc.

Size	Document Number	Rev
	NB (1/7) HOST	1A
Date:	Thursday, August 13, 2009	Sheet 5 of 40

Reference	Description
IV@	INT VGA
EV@	EXT VGA
IHM@	INT HDMI
EV_IV@	EV&IV diff. value




Reference	Description
N/A	N/A




3
Laptopblue

BOM Option Table

Reference	Description
IV@	INT VGA
EV@	EXT VGA





Reference	Description
IV@	INT VGA
EV@	EXT VGA
IHM@	INT HDMI

POWER PLANE	EXT VGA	INT VGA	MARK
VCCA_CART_DAC	GND	+3V	DR1
VCCD_LVDS	GND	+1.8VSUS	DR2
VCC_TX_LVDS	GND	+1.8VSUS	DR3
VCCA_LVDS	GND	+1.8VSUS	DR4
VCCD_TVADC	+1.5V	+1.5V	
VCCA_TV_DAC	GND	+3V	DR5
VCCD_QDAC	GND	+1.5V	DR6
VCCA_DAC_BG	GND	+3V	DR7
VCC_AXG	GND	+1.05V	DR8 Page 8
VCC_AXG_NCTF	GND	+1.05V	DR9 Page 8
VCCA_DPLLA	GND	+1.05V	DR10
VCCA_DPLLB	GND	+1.05V	DR11
VCC_HDA	GND	+1.5V	DR12 For HDMI

EXT VGA->Disable TV/CRT/LVDS/HDMI(See DG 1.0 P190 Table 10)


INT VGA->Disable TV/Enable CRT(See DG1.0 P208 Table 118

INT VGA->Disable HDMI(See DG 1.0 P277 section 3.10.4)

NB Power Status and max current table(3/3)(NB Right side)						
POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VTT	O	X	X	+1.05V	852mA	FSB at 1067MHz
VCCA_AXF	O	X	X	+1.05V	322mA	
VCC_SM_CK(800)	O	O	X	+1.8VSUS	124mA	(DDR1-667) 120mA
VCC_TX_LVDS	O	O	X	+1.8VSUS	119mA	
VCC_HV	O	X	X	+3V	106mA	
VCC_PEG	O	X	X	+1.05V	1782mA	
VCC_DMI	O	X	X	+1.05V	456mA	

(See NB EDS Rev:1.0 Section 10.1 for max current)














(See NB EDS Rev:1.0 Section 12.2 for DC voltage)



North Bridge Strap Pin Configuration Table

Laptopblue

(See DG 1.0 P295 Table 184)
(See NB EDS 1.0 P187 Table 74)


Pin Name	Strap description	Configuration	PU<4.02K> PD <2.21K>	Note
CFG[2:0]	FSB Frequency Select	[000]= FSB 1066MHz [010] = FSB 800MHz [011] = FSB 667MHz	See Page 2 FSB selection table	
CFG[4:3]	Reserved			
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)	(6) MCH_CFG_5 	
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)	(6) MCH_CFG_6 	Enable iTPM
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)	(6) MCH_CFG_7 	
CFG8	Reserved			
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)	(6) MCH_CFG_9 	
CFG10	PCIE Loopback enable	0 = Enabled 1 = Disabled (Default)	(6) MCH_CFG_10 	
CFG11	Reserved			
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)	(6) MCH_CFG_12 	
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)	(6) MCH_CFG_13 	
CFG[15:14]	Reserved			
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)	(6) MCH_CFG_16 	
CFG[18:17]	Reserved			
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed	(6) MCH_CFG_19 	
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIE is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIE are operating simultaneously via PEG port	(6) MCH_CFG_20 	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI/DP Device Present(Default) 1 = SDVO/HDMI/DP Device present	(6) SDVO_CTRLDATA 	
L_DDC_DATA	Local Flat Panel(LFP) Present	0 = LFP Disable(Default) 1 = LFP Card Present;PCIE disable	(6,19) INT_LVDS_EDIDDATA 	
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present	(6) DDPC_CTRLDATA 	

BOM Option Table

Reference	Description
N/A	N/A

Enable iTPM Table





PAGE	Net Name	PU & PD	NOTE
11	MCH_CFG_6	PD 10K to GND	NB Strap pin
13	SPI_MOSI	PU 20K to +3V_S5	SB Strap pin
14	CLGPIO5	PU 10K to +3V_S5	SB Strap pin

PROJECT : EL2
Quanta Computer Inc.

Size	Document Number	Rev
	NB(7/7) STRAP	1A
Date:	Thursday, August 13, 2009	Sheet 11 of 40





Laptopblue

BOM Option Table	
Reference	
IV@	
EV@	






PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD17	INTA#/INTB#	OZ129T
REQ1# / GNT1#	AD20	INTC#/INTD#	CB1410



South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0	
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default	
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default	
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default	
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable	Disable iTPM 
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0 SPI_CS#1 Boot Location	
			0 1 SPI(Default)	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1 0 PCI	
			1 1 LPC	

PCI PULL-UP







USBOC# PULL-UP



PROJECT : EL2
Quanta Computer Inc.

Size	Document Number SB (2/4) PCIE/PCI/USB	Rev 1A
Date:	Thursday, August 13, 2009	Sheet 13 of 40

Reference	Description
N/A	N/A



(6) MCH_ICH_SYNC#

(21,22) SB_BEER

(12) ICH_TP3

(3,6,31) DELAY_VR_PWRGOOD

(6,28) ECPWROK

(31) VR_PWRGD_CK410#

VR_PWRGD_CK410#

VR_PWRGD_CLKEN

R328 100K_4

C391 0.1u/10V_4

U21 NC7S204

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN


VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN



DELAY_VR_PWRGOOD need PU 2K to +3V.
ZS2 PU at power side(Need Check PWR CKT)

(3,6,31) DELAY_VR_PWRGOOD

(6,28) ECPWROK

C440 0.1u/16V_4

U23 TC7SH08FU

R389 100K_4

C444 1000P

R384 10K_4

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN



VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN

VR_PWRGD_CLKEN



GP17	GP18	GP22	GP21
MID1	MID2	MID3	MID4
1	1	1	1
1	0	1	0
0	1	0	1
0	0	0	0

Model ID OFF=1= Hi On= 0= Low


PROJECT : EL2
Quanta Computer Inc.

Size Document Number
SB(3/4) GPIO
Date: Thursday, August 13, 2009 Sheet 14 of 40 Rev 1A

Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	SPKR R370 1K_4 VCC3
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R393 1K_4

BOM Option Table

Reference	Description
N/A	N/A



SB Power Status and max current table(1/2)(SB left side)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCCRTC	X	X	X	+VCCRTC	6uA	6uA@G3
V5REF	O	X	X	+5V	2mA	
V5REF_SUS	O	O	O	+5V_S5	2mA	1mA@S3/S4/S5
VCC1_5_B	O	X	X	+1.5V	646mA	
VCCSATAPLL	O	X	X	+1.5V	47mA	
VCC1_5_A	O	X	X	+1.5V	1.342A	
VCCUSBPLL	O	X	X	+1.5V	11mA	
VCCLAN1_05	O	X	X	+1.05V	X	Powered by Vcc1_05 in S0
VCCLAN3_3	O	X	X	+3V	19mA	Tied to +3V, not +3VSUS
VCCGLANPLL	O	X	X	+1.5V	23mA	
VCCGLAN1_5	O	X	X	+1.5V	80mA	
VCCGLAN3_3	O	X	X	+3V	1mA	




SB Power Status and max current table(2/2)(SB right side)

POWER PLANE	S0	S3	S4/S5	Voltage	I(max)	Note
VCC1_05	O	X	X	+1.05V	1.634A	
VCCDMIPLL	O	X	X	+1.5V	23mA	
VCC_DMI	O	X	X	+1.05V	48mA	
V_CPU_IO	O	X	X	+1.05V	2mA	
VCC3_3	O	X	X	+3V	308mA	
VCC_HDA	O	X	X	+1.5V	11mA	
VCCSUS_HDA	O	O	O	+1.5V_S5	11mA	1mA@S3/S4/S5
VCCSUS1_05	O	O	O	+1.05V	X	Powered by Vcc1_05 in S0
VCCSUS1_5	O	O	O	+1.5V	X	Powered by Vcc1_5_A in S0
VCCSUS3_3	O	O	O	+3VSUS	212mA	52mA@S3/S4/S5
VCCCL1_05	O	X	X	+1.05V	X	Powered by Vcc1_05 in S0
VCCCL1_5	O	X	X	+1.5V	X	Powered by Vcc1_5_A in S0
VCCCL3_3	O	X	X	+3V	19mA	Tied to +3V, not +3VSUS



Note: VCCSUS1_05, VCCSUS1_5 are powered by VccSUS3_3 in S3/S4/S5

USE		
AA26	VSS107	H5
AA27	VSS108	J23
AA28	VSS109	J26
AA29	VSS110	J27
AA30	VSS111	AC22
AA31	VSS112	K29
AA32	VSS113	L23
AA33	VSS114	L24
AA34	VSS115	L25
AA35	VSS116	L26
AA36	VSS117	L27
AA37	VSS118	L28
AA38	VSS119	L29
AA39	VSS120	L30
AA40	VSS121	L31
AA41	VSS122	L32
AA42	VSS123	L33
AA43	VSS124	L34
AA44	VSS125	L35
AA45	VSS126	L36
AA46	VSS127	L37
AA47	VSS128	L38
AA48	VSS129	L39
AA49	VSS130	L40
AA50	VSS131	L41
AA51	VSS132	L42
AA52	VSS133	L43
AA53	VSS134	L44
AA54	VSS135	L45
AA55	VSS136	L46
AA56	VSS137	L47
AA57	VSS138	L48
AA58	VSS139	L49
AA59	VSS140	L50
AA60	VSS141	L51
AA61	VSS142	L52
AA62	VSS143	L53
AA63	VSS144	L54
AA64	VSS145	L55
AA65	VSS146	L56
AA66	VSS147	L57
AA67	VSS148	L58
AA68	VSS149	L59
AA69	VSS150	L60
AA70	VSS151	L61
AA71	VSS152	L62
AA72	VSS153	L63
AA73	VSS154	L64
AA74	VSS155	L65
AA75	VSS156	L66
AA76	VSS157	L67
AA77	VSS158	L68
AA78	VSS159	L69
AA79	VSS160	L70
AA80	VSS161	L71
AA81	VSS162	L72
AA82	VSS163	L73
AA83	VSS164	L74
AA84	VSS165	L75
AA85	VSS166	L76
AA86	VSS167	L77
AA87	VSS168	L78
AA88	VSS169	L79
AA89	VSS170	L80
AA90	VSS171	L81
AA91	VSS172	L82
AA92	VSS173	L83
AA93	VSS174	L84
AA94	VSS175	L85
AA95	VSS176	L86
AA96	VSS177	L87
AA97	VSS178	L88
AA98	VSS179	L89
AA99	VSS180	L90
AA100	VSS181	L91
AA101	VSS182	L92
AA102	VSS183	L93
AA103	VSS184	L94
AA104	VSS185	L95
AA105	VSS186	L96
AA106	VSS187	L97
AA107	VSS188	L98
AA108	VSS189	L99
AA109	VSS190	L100
AA110	VSS191	L101
AA111	VSS192	L102
AA112	VSS193	L103
AA113	VSS194	L104
AA114	VSS195	L105
AA115	VSS196	L106
AA116	VSS197	L107
AA117	VSS198	L108
AA118	VSS199	L109
AA119	VSS200	L110
AA120	VSS201	L111
AA121	VSS202	L112
AA122	VSS203	L113
AA123	VSS204	L114
AA124	VSS205	L115
AA125	VSS206	L116
AA126	VSS207	L117
AA127	VSS208	L118
AA128	VSS209	L119
AA129	VSS210	L120
AA130	VSS211	L121
AA131	VSS212	L122
AA132	VSS213	L123
AA133	VSS214	L124
AA134	VSS215	L125
AA135	VSS216	L126
AA136	VSS217	L127
AA137	VSS218	L128
AA138	VSS219	L129
AA139	VSS220	L130
AA140	VSS221	L131
AA141	VSS222	L132
AA142	VSS223	L133
AA143	VSS224	L134
AA144	VSS225	L135
AA145	VSS226	L136
AA146	VSS227	L137
AA147	VSS228	L138
AA148	VSS229	L139
AA149	VSS230	L140
AA150	VSS231	L141
AA151	VSS232	L142
AA152	VSS233	L143
AA153	VSS234	L144
AA154	VSS235	L145
AA155	VSS236	L146
AA156	VSS237	L147
AA157	VSS238	L148
AA158	VSS239	L149
AA159	VSS240	L150
AA160	VSS241	L151
AA161	VSS242	L152
AA162	VSS243	L153
AA163	VSS244	L154
AA164	VSS245	L155
AA165	VSS246	L156
AA166	VSS247	L157
AA167	VSS248	L158
AA168	VSS249	L159
AA169	VSS250	L160
AA170	VSS251	L161
AA171	VSS252	L162
AA172	VSS253	L163
AA173	VSS254	L164
AA174	VSS255	L165
AA175	VSS256	L166
AA176	VSS257	L167
AA177	VSS258	L168
AA178	VSS259	L169
AA179	VSS260	L170
AA180	VSS261	L171
AA181	VSS262	L172
AA182	VSS263	L173
AA183	VSS264	L174
AA184	VSS265	L175
AA185	VSS266	L176
AA186	VSS267	L177
AA187	VSS268	L178
AA188	VSS269	L179
AA189	VSS270	L180
AA190	VSS271	L181
AA191	VSS272	L182
AA192	VSS273	L183
AA193	VSS274	L184
AA194	VSS275	L185
AA195	VSS276	L186
AA196	VSS277	L187
AA197	VSS278	L188
AA198	VSS279	L189
AA199	VSS280	L190
AA200	VSS281	L191
AA201	VSS282	L192
AA202	VSS283	L193
AA203	VSS284	L194
AA204	VSS285	L195
AA205	VSS286	L196
AA206	VSS287	L197
AA207	VSS288	L198
AA208	VSS289	L199
AA209	VSS290	L200
AA210	VSS291	L201
AA211	VSS292	L202
AA212	VSS293	L203
AA213	VSS294	L204
AA214	VSS295	L205
AA215	VSS296	L206
AA216	VSS297	L207
AA217	VSS298	L208
AA218	VSS299	L209
AA219	VSS300	L210
AA220	VSS301	L211
AA221	VSS302	L212
AA222	VSS303	L213
AA223	VSS304	L214
AA224	VSS305	L215
AA225	VSS306	L216
AA226	VSS307	L217
AA227	VSS308	L218
AA228	VSS309	L219
AA229	VSS310	L220
AA230	VSS311	L221
AA231	VSS312	L222
AA232	VSS313	L223
AA233	VSS314	L224
AA234	VSS315	L225
AA235	VSS316	L226
AA236	VSS317	L227
AA237	VSS318	L228
AA238	VSS319	L229
AA239	VSS320	L230
AA240	VSS321	L231
AA241	VSS322	L232
AA242	VSS323	L233
AA243	VSS324	L234
AA244	VSS325	L235
AA245	VSS326	L236
AA246	VSS327	L237
AA247	VSS328	L238
AA248	VSS329	L239
AA249	VSS330	L240
AA250	VSS331	L241
AA251	VSS332	L242
AA252	VSS333	L243
AA253	VSS334	L244
AA254	VSS335	L245
AA255	VSS336	L246
AA256	VSS337	L247
AA257	VSS338	L248
AA258	VSS339	L249
AA259	VSS340	L250
AA260	VSS341	L251
AA261	VSS342	L252
AA262	VSS343	L253
AA263	VSS344	L254
AA264	VSS345	L255
AA265	VSS346	L256
AA266	VSS347	L257
AA267	VSS348	L258
AA268	VSS349	L259
AA269	VSS350	L260
AA270	VSS351	L261
AA271	VSS352	L262
AA272	VSS353	L263
AA273	VSS354	L264
AA274	VSS355	L265
AA275	VSS356	L266
AA276	VSS357	L267
AA277	VSS358	L268
AA278	VSS359	L269
AA279	VSS360	L270
AA280	VSS361	L271
AA281	VSS362	L272
AA282	VSS363	L273
AA283	VSS364	L274
AA284	VSS365	L275
AA285	VSS366	L276
AA286	VSS367	L277
AA287	VSS368	L278
AA288	VSS369	L279
AA289	VSS370	L280
AA290	VSS371	L281
AA291	VSS372	L282
AA292	VSS373	L283
AA293	VSS374	L284
AA294	VSS375	L285
AA295	VSS376	L286
AA296	VSS377	L287
AA297	VSS378	L288
AA298	VSS379	L289
AA299	VSS380	L290
AA300	VSS381	L291
AA301	VSS382	L292
AA302	VSS383	L293
AA303	VSS384	L294
AA304	VSS385	L295
AA305	VSS386	L296
AA306	VSS387	L297
AA307	VSS388	L298
AA308	VSS389	L299
AA309	VSS390	L300
AA310	VSS391	L301
AA311	VSS392	L302
AA312	VSS393	L303
AA313	VSS394	L304
AA314	VSS395	L305
AA315	VSS396	L306
AA316	VSS397	L307
AA317	VSS398	L308
AA318	VSS399	L309
AA319	VSS400	L310
AA320	VSS401	L311
AA321	VSS402	L312
AA322	VSS403	L313
AA323	VSS404	L314
AA324	VSS405	L315
AA325	VSS406	L316
AA326	VSS407	L317
AA327	VSS408	L318
AA328	VSS409	L319
AA329	VSS410	L320
AA330	VSS411	L321
AA331	VSS412	L322
AA332	VSS413	L323
AA333	VSS414	L324
AA334	VSS415	L325
AA335	VSS416	L326
AA336	VSS417	L327
AA337	VSS418	L328
AA338	VSS419	L329
AA339	VSS420	L330
AA340	VSS421	L331
AA341	VSS422	L332
AA342	VSS423	L333
AA343	VSS424	L334
AA344	VSS425	L335
AA345	VSS426	L336
AA346	VSS427	L337
AA347	VSS428	L338
AA348	VSS429	L339
AA349	VSS430	L340
AA350	VSS431	L341
AA351	VSS432	L342
AA352	VSS433	L343
AA353	VSS434	L344
AA354	VSS435	L345
AA355	VSS436	L346
AA356	VSS437	L347
AA357	VSS438	L348
AA358	VSS439	L349
AA359	VSS440	L350
AA360	VSS441	L351
AA361	VSS442	L352
AA362	VSS443	L353
AA363	VSS444	L354
AA364	VSS445	L355
AA365	VSS446	L356
AA366	VSS447	L357
AA367	VSS448	L358
AA368	VSS449	L359
AA369	VSS450	L360
AA370	VSS451	L361
AA371	VSS452	L362
AA372	VSS453	L363
AA373	VSS454	L364
AA374	VSS455	L365
AA375	VSS456	L366
AA376	VSS457	L367
AA377	VSS458	L368
AA378	VSS459	L369
AA379	VSS460	L370
AA380	VSS461	L371
AA381	VSS462	L372
AA382	VSS463	L373
AA383	VSS464	L374
AA384	VSS465	L375
AA385	VSS466	L376
AA386	VSS467	L377
AA387	VSS468	L378
AA388	VSS469	L379
AA389	VSS470	L380
AA390	VSS471	L381
AA391	VSS472	L382
AA392	VSS473	L383
AA393	VSS474	L384
AA394	VSS475	L385
AA395	VSS476	L386
AA396	VSS477	L387
AA397	VSS478	L388
AA398	VSS479	L389
AA399	VSS480	L390
AA400	VSS481	L391
AA401	VSS482	L392
AA402	VSS483	L393
AA403	VSS484	L394
AA404	VSS485	L395
AA405	VSS486	L396
AA406	VSS487	L397
AA407	VSS488	L398
AA408	VSS489	L399
AA409	VSS490	L400
AA410	VSS491	L401
AA411	VSS492	L402
AA412	VSS493	L403
AA413	VSS494	L404
AA414	VSS495	L405
AA415	VSS496	L406
AA416	VSS497	L407
AA417	VSS498	L408
AA418	VSS499	L409
AA419	VSS500	L410
AA420	VSS501	L411
AA421	VSS502	L412
AA422	VSS503	L413
AA423	VSS504	L414
AA424	VSS505	L415
AA425	VSS506	L416
AA426	VSS507	L417
AA427	VSS508	L418
AA428	VSS509	L419
AA429	VSS510	L420
AA430	VSS511	L421
AA431	VSS512	L422
AA432	VSS513	L423
AA433	VSS514	L424
AA434	VSS515	L425
AA435	VSS516	L426
AA436	VSS517	L427
AA437	VSS518	L428
AA438	VSS519	L429
AA439	VSS520	L430
AA440	VSS521	L431
AA441	VSS522	L432
AA442	VSS523	L433
AA443		

Reference	Description
N/A	N/A




M_A_DM[0..7] (7)
M_A_DQS[0..7] (7)
M_A_DQS#[0..7] (7)
M_A_A[0..14] (7,16)




CH-A SPD ADDRESS:??????


(7) M_B_DQ[16..23]
(7) M_B_DQ[24..31]
(7) M_B_DQ[32..39]
(7) M_B_DQ[40..47]
(7) M_B_DQ[48..55]




CH-A SPD ADDRESS:??????

Reference	Description
N/A	N/A




 <div style="text-align: right;"> PROJECT : EL2 Quanta Computer Inc. </div>		
Size	Document Number	Rev
	DDR SO-DIMM	1A
Date	Thursday, August 13, 2009	Sheet 17 of 40
7		8



TV ANT. CONNECTOR





0813 new add.



Power Button connector




The schematic diagram illustrates the internal wiring of a 28-pin connector, labeled CON2. The connector is divided into two main sections: pins 1 through 19 on the left, and pins 20 through 28 on the right. The left section includes connections for HPXOUT_L1 and HPXOUT_R1, HPSENSE#, and CLK_PCIE_CARD#. The right section includes connections for VCC3, PLTRST#, and various PCIe signals (PCIE_RXPS, PCIE_RXNS, PCIE_TXPS, PCIE_TXNS). The diagram shows the internal wiring of the connector, including power planes (VCC3, GND), signal lines, and various capacitors (C315, C311, C321, C319, C264, C265). The connector is labeled CON2 and has pins numbered 1 through 28. The diagram is divided into two main sections: the left side (pins 1-19) and the right side (pins 20-28). The left side shows the connection to the HPXOUT_L1 and HPXOUT_R1 ports, while the right side shows the connection to the HPSENSE# and CLK_PCIE_CARD# signals. The diagram also shows the connection to the VCC3 and GND planes, and the location of various capacitors.



```


LCD EDIDDATA
LCD EDIDCLK
Hi:write protection
Lo:can write data

```




LCD CONNECTOR


0526 EMI request.




ACES_87216-4004_LVDS





EMI CAP




TO INVERTER POWER







CON3



BUZZER


(2,14) SCLK

(2,14) SDATA





From EL8

IR Receiver



modify 0605

IR Blaster




SATA HDD



SATA ODD

From EL1

From PB6



P/N: DFHS22FR151




P/N: DFHS13FR016




PROJECT : EL2
Quanta Computer Inc.


REAR USB PORT X4



SIDE USB PORT X2




TO TOUCH STRIP CONNECT




Laptopblue


28




CPU FAN




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER




CAMERA POWER





CAMERA POWER




CAMERA POWER














Size	Document Number DDR 1.8V(TPS51116)	Rev 1A
Date:	Thursday, August 13, 2009	Sheet 33 of 40

0414 EMI add 0.22u capacitor for power trace to GND




$$V_{out} = 0.8(1 + R1/R2) = 1.5V$$




LANVCC




0526 Remove VCC1.8 and add HDD_12V discharge circuit



PROJECT : EL2
Quanta Computer Inc.






PROJECT : EL2
Quanta Computer Inc.

Size	Document Number	Rev
	Speaker AMP.	1A
Date	Thursday, August 13, 2009	Sheet 36 of 40

Power On Sequence



When into B stage:

1. Change L34 to 0 ohm resistor (R805).
2. Change C293,C569 to 0.1U (C0410022893).
3. C4,C6,C279 change to CHI1006J818.
4. Short R244, remove R245.
5. U12A need to reply right footprint for parts.
6. R305 SW18 pull high circuit remove.

1. Modify USB circuit:
Change switch circuit to fuse circuit.

2. Change L34 to R467.

3. Modify IR circuit:
Short R244, remove R245.
Exchange C18,C73 and C18,R01a1gml.

4. Change footprint for right size.

5. R305 SW18 pull high circuit remove.

6. Change +ASA_VDD from VCC3 to VCC1.5

7. Modify CN21 pin define.

8. Add R0C1,2V discharge circuit and remove VCC1.8 discharge circuits.

9. Short R464.

10. Page 14, Add Model ID switch circuits

11. Remove page28 MID circuits.

12. Page 22 , Modify line out circuit

13. Page 14, Delete R139, R136, C185. (SB)

14. Page 21, Delete D18. (Codec)

15. Modify Head Phone and line out circuit.

16. Modify IR Blaster circuit.

C stage:

1. Change SB HDA voltage from 1.5v to 3V, and Codec +ASA_VDD from 1.5v to 3v.
2. Remove R232, short R231. (solve Speaker pop noise)
3. Add Buzzer circuit. (P.22)
4. Add LAN power control circuit. (P.34, P.33)
5. Modify FAN pin define.
6. Change Home button power from VCC3 to VCC5

DMD stage:

1. Change C564 to D45 (ESD solution).
2. Bluetooth power add 3V0SB power.
3. Add Mini PCIe device power select circuits.
4. Change Touch module power from VCC3 to 5V0SB.
5. Exchange SB USB port (Bluetooth and Side USB).
6. Add R180,R184 between ANT_GND to D0ND.
7. Change Dellington circuit D0ND to AGND, VCC3 change to +3V_AVDD.
8. Add short pad and short 0 ohm.
9. Add TV ANT_GND to D0ND circuit. (p18)
10. Add RVCC3 to LANVCC. (P23)

