

# Compal Confidential

## ZIWB2/ZIWB3/ZIWE1 DIS M/B Schematics Document





Intel Boardwell U Processor with DDR3L  
AMD Topaz XT / Jet LE

2014-02-10




LA-B091P

REV : 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev
				LA-B091P		1.0
Date: Wednesday, February 12, 2014				Sheet 1 of 55		



Intel Broadwell U  
15W  
1168pin BGA



## Voltage Rails

power plane	State	+B	+5VALW	+1.5V	+5VS +3VS +1.5VS +V1.05S_VCCP +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS
S0		O	O	O	O
S3		O	O	O	X
S5 S4/AC		O	O	X	X
S5 S4/ Battery only		O	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

## USB Port Table

USB 2.0 Port	3 External USB Port
EHCI1	0 USB Port (Left Side) USB3.0
	1 USB Port (Left Side) USB3.0
	2 Touch Screen
	3 Camera
	4
	5
	6
	7
EHCI2	8 USB Port (Right Side USB-BD)
	9 Mini Card(WLAN)
	10 Card Reader
	11
	12
	13

## BOM Structure Table

Item	BOM Structure
ZIWB2 (14")	B14@
ZIWB3 (15")	B15@
ZIWE1 (14")	E14@
CPU_SA00006SM20	42000@
CPU_SA00007AM00	QFS@
CPU_SA00006SU30	434000@
CPU_SA00007SU10	434000@
CPU_SA00006SU20	4340100@
LAN 10/100 Transformer	100@
LAN GIGA Transformer	GIGA@
LAN Switch mode	SWITCH@
LAN RTL8106E-CG	8106ELDO@
LAN RTL8111GS-CG	8111GLDO@
LAN RTL8106EUS-CG	8106ESW@
LAN RTL8111EUS-CG	8111ESW@
Audio 233	233@
Audio 233VB	233VB@
For B15	Docking@
For B14, B14	NoDocking@
For Deep Sleep	DS3@
For No Deep Sleep	NoDS3@
WLAN Support ISCT	ISCT@
WLAN No Support ISCT	NoISCT@
For Intel ZERO ODD	ZODD@
For No Intel ZERO ODD	NoZODD@
For Green CLK	GCLK@
For No Green CLK	NoGCLK@
For No Green CLK	NoGCLKDIS@
Green CLK IC For DIS	GCLKDIS@
Green CLK IC For UMA	GCLKUMA@
GPU support Dual Rank	DR@
GPU Jet LE	JET@
GPU Topaz XT	TOPAZ@
For DIS	PX@
For UMA	UMA@
Camera	COMS@
APS (G-sensor)	GS@
Touch Screen	TS@
HDMI	HDMI@
USB 2.0	USB2@
USB 3.0	USB3@
Full HD Panel (2 Lane)	FHD@
ENE EC 9012	9012@
HDMI Royalty	45@
Connector	ME@
VRAM indentify	X76@
Un-pop component for EMI	@EMI@
Un-pop component for ESD	@ESD@
DA600140000	PCB_14_DIS@
DA600141000	PCB_14_UMA@
DA600140100	PCB_15_DIS@
DA600141100	PCB_15_UMA@

## EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011x	Thermal Sensor	0100 1100

## EC SM Bus2 address

## PCH SM Bus address

Device	Address	Device	Address
DDR_IDIMM1	1010 000x A0h	Internal thermal sensor	0100 0001 41h
DDR_IDIMM2	1010 010x A4h		

## AMD-GPU SM Bus address


## SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	+3VALW	X	X	X	X	X
SMB_EC_DA1	+3VALW	X	X	X	X	X	X	X
SMB_EC_CK2	KB9012	X	X	X	X	X	X	X
SMB_EC_DA2	+3VS	+3VGS	X	X	X	X	X	X
PCH_SMBCLK	PCH	X	X	X	X	X	X	X
PCH_SMBDATA	+3VALW	X	X	X	X	X	X	X
PCH_SMLCLK	PCH	X	X	X	X	X	X	X
PCH_SMLDATA	+3VALW	X	X	X	X	X	X	X
SMLCLK	PCH	X	X	X	X	X	X	X
SMLDATA	+3VALW	X	X	X	X	X	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF


## Topaz XT\_VRAM\_STRAP

		X76@				X76@	
		Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21 R_pd RV24
2GBytes	ZZZ01 TH2G@	Hynix 4096Mbits SA00006E800 256Mx16 H5TC4G63AFR-11C	0	0	0	0	NC 4.75K
1GBytes	ZZZ02 TS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	1	0	0	1	8.45K 2K
1GBytes	ZZZ03 TM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	2	0	1	0	4.53K 2K
1GBytes	ZZZ04 TH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	3	0	1	1	6.98K 4.99K
2GBytes	ZZZ05 TM2G@	Micron 4096Mbits SA000077K00 256Mx16 MT41J256M16HA-093G:E	4	1	0	0	4.53K 4.99K
2GBytes	ZZZ06 TS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	5	1	0	1	3.24K 5.62K
1GBytes	ZZZ07 TM1G2@	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	6	1	1	0	3.4K 10K
2GBytes	ZZZ08 TM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	7	1	1	1	4.75K NC



## Jet LE\_VRAM\_STRAP

		X76@				X76@	
		Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21 R_pd RV24
1GBytes	ZZZ09 JH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	0	0	0	0	NC 4.75K
1GBytes	ZZZ10 JM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	1	0	0	1	8.45K 2K
1GBytes	ZZZ11 JS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	2	0	1	0	4.53K 2K
2GBytes	ZZZ12 JH2G@	Hynix 4096Mbits SA00006E800 256Mx16 H5TC4G63AFR-11C	3	0	1	1	6.98K 4.99K
2GBytes	ZZZ13 JS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	4	1	0	0	4.53K 4.99K
2GBytes	ZZZ14 JM2G@	Micron 4096Mbits SA000077K00 256Mx16 MT41J256M16HA-093G:E	5	1	0	1	3.24K 5.62K
2GBytes	ZZZ08 JM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	6	1	1	0	3.4K 10K
1GBytes	ZZZ16 JM1G2@	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	7	1	1	1	4.75K NC



## Power-Up/Down Sequence

"Mars" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
- The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD\_CT have ramped up.
- VDDC and VDD\_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD\_CT starts to ramp up (or vice versa).
- For power down, reversing the ramp-up sequence is recommended.

VDDR3(3.3VGS)

PCIE\_VDDC(0.95VGSV)

VDDR1(1.5VGS)

VDDC/VDDC(1.12V)

VDD\_CT(1.8V)


PERSTB

BEFOLK

Straps Reset

Straps Valid

Global ASIC Reset



R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111



Note: 0402 1% resistors are required.

DAZ  
DA600140000  
PCB 14I LA-B091P REV0 M/B DIS 3  
PCB\_14\_DIS@

DAZ  
DA600140100  
PCB 14K LA-B091P REV0 M/B DIS 6  
PCB\_15\_DIS@

DAZ  
DA600141000  
PCB 14I LA-B092P REV0 M/B UMA 3  
PCB\_14\_UMA@

DAZ  
DA600141100  
PCB 14K LA-B092P REV0 M/B UMA 6  
PCB\_15\_UMA@



UC1  
SA00007020  
Intel 25T5U 1.4G 2M DO 2c8GA CPU  
1.40U00A0

UC1  
SA000070220  
S IC C08064701569500 OFAN DO 1.7G 8GA  
3558U0

UC1  
SA000095SL0  
S IC C08064701477202 QEDV DO 1.8G 8GA  
17\_4500U0A

UC1  
SA000005SMB0  
S IC C08064701477702 SR170 DO C08 1.98G  
8\_4200U0A

UC1  
SA00007AM00  
S IC C0806470161481481 QFSY DO 1.8G 8GA  
QF5Y0A


UC1  
SA000095SL0  
S IC C08064701476302 SR16P DO C08 1.98G  
13\_4100U0A

UC1  
SA000072G70  
S IC C08064701478404 QEAR DO 1.7G C38  
13\_4005U0A

UC1  
SA000005SX80  
S IC C08064701478202 SR19Q DO 1.7G C38  
13\_4005U0A

Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>HSW MCP(1/11) DDI,MSIC,XDP</b>		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					<b>LA-B091P</b>	1
				Date:	Wednesday, February 12, 2014	Sheet 5 of 55

Interleaved Memory
















Note: SUSACK# and SUSWARN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit  
CAN be NC, if not support Deep Sx  
SUSWARN# R R48 1 2 0 0402 5%

DSWDDVREN - On Die DSW VR Enable  
(\*) H : Enable(DEFAULT)  
( ) L : Disable  
R49 1 2 0402 5%  
R50 1 2 330K 0402 5%  
+RTCVCC





dGPU

LAN

WLAN

USB2/3 Docking  
(For B15)

Card Reader  
(For B14/E14/B15)

<18> PCIE\_CRX\_GTX\_N0  
<18> PCIE\_CRX\_GTX\_P0  
<18> PCIE\_CTX\_GRX\_N0  
<18> PCIE\_CTX\_GRX\_P0  
<18> PCIE\_CRX\_GTX\_N1  
<18> PCIE\_CRX\_GTX\_P1  
<18> PCIE\_CTX\_GRX\_N1  
<18> PCIE\_CTX\_GRX\_P1  
<18> PCIE\_CRX\_GTX\_N2  
<18> PCIE\_CRX\_GTX\_P2  
<18> PCIE\_CTX\_GRX\_N2  
<18> PCIE\_CTX\_GRX\_P2  
<18> PCIE\_CRX\_GTX\_N3  
<18> PCIE\_CRX\_GTX\_P3  
<18> PCIE\_CTX\_GRX\_N3  
<18> PCIE\_CTX\_GRX\_P3

F10 PERINS\_L0  
E10 PERPS\_L0  
C10 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_N5\_L0  
G11 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_P5\_L0  
F8 PERINS\_L1  
E8 PERPS\_L1  
C12 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_N5\_L1  
G13 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_P5\_L1  
H10 PERINS\_L2  
G10 PERPS\_L2  
C14 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_N5\_L2  
G15 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_P5\_L2  
F6 PERINS\_L3  
E6 PERPS\_L3  
C16 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_N5\_L3  
G17 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_P5\_L3

G11 PERIN3  
F13 PERP3  
C22 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_N3  
G23 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_P3  
F15 PERIN4  
G13 PERP4  
C18 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_N4  
G19 1 2 .1U 0402 16V7K PCIE\_PTX\_DRX\_P4  
G17 PERIN1/USB3RN  
F17 PERP1/USB3RP3  
C30 PERIN1/USB3TN3  
G31 PERP1/USB3TP3  
F15 PERIN2/USB3RN4  
G15 PERP2/USB3RP4  
B31 PERIN2/USB3TN4  
A31 PERP2/USB3TP4

UC1K

BOW\_ULT\_DDR3L(Interleaved)

PCIE

USB

11 OF 19


USB2N0 AN8  
USB2P0 AN8  
USB2N1 AR7  
USB2P1 AR7  
USB2N2 AR8  
USB2P2 AR8  
USB2N3 AR10  
USB2P3 AR10  
USB2N4 AM15  
USB2P4 AL15  
USB2N5 AM13  
USB2P5 AN13  
USB2N6 AP11  
USB2P6 AN11  
USB2N7 AP13  
USB2P7 AN13  
USB3RN1 G20  
USB3RP1 G20  
USB3TN1 C33  
USB3TP1 B34  
USB3RN2 E18  
USB3RP2 F18  
USB3TN2 B33  
USB3TP2 B33

AN8  
AR7  
AR8  
AR10  
AL15  
AM13  
AN13  
AP11  
AN11  
AP13  
AN13  
G20  
G20  
C33  
B34  
E18  
F18  
B33  
B33


USB20\_N0 <34>  
USB20\_P0 <34>  
USB20\_N1 <34>  
USB20\_P1 <34>  
USB20\_N2 <34>  
USB20\_P2 <34>  
USB20\_N3 <34>  
USB20\_P3 <34>  
USB20\_N4 <27>  
USB20\_P4 <27>  
USB20\_N5 <27>  
USB20\_P5 <27>  
USB20\_N6 <31>  
USB20\_P6 <31>  
USB20\_N7 <34>  
USB20\_P7 <34>  
USB3\_PX1\_N <34>  
USB3\_TX1\_P <34>  
USB3\_RX1\_N <34>  
USB3\_RX2\_P <34>  
USB3\_TX2\_N <34>  
USB3\_TX2\_P <34>

Left USB2/3\_I/O Port (Near End User)  
Left USB2/3\_I/O Port (Near HDMI CONN)(Debug Port)  
Right USB2\_I/O Port (Sub Board)  
Touch Screen  
Camera  
Bluetooth (Noff)  
Finger Print (For B14/E14/B15)  
Left USB2/3\_I/O Port  
Left USB2/3\_I/O Port


CAD note:  
Route single-end 50-ohms and max 450-mils length.  
Avoid routing next to clock pins or under stitching capacitors.  
Recommended minimum spacing to other signal traces is 15 mils






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HSW MCP(7/11) PCIE,USB
Size	Document Number	Rev		
C	LA-B091P	1.0		
Date:	Wednesday, February 12, 2014	Sheet	11 of 55	




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>HSW MCP(8/11) Power</b>		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	<b>LA-B091P</b>	1.0
				Date:	Wednesday, February 12, 2014	Sheet 12 of 55








## CFG Straps for Processor



Physical Debug Enable (DFX Privacy)


CFG3	1: DISABLED 0: ENABLED; SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
------	--



### Display Port Presence Strap


CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>
------	---






**DIMM1**  
**Reverse Type**  
**Near CPU**

Layout Note:  
Place near JDIMM1




**Layout Note:**  
Place near JDIMM1.203,204

**Layout Note:**  
**Place near JDIMM1.199**



Address : 00








R105	1	2	0	0402	5%	DDR1A SA0
R106	1	2	0	0402	5%	DDR1A SA1



## Interleaved Memory


Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>DDR3L DIMMA</b>	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
					<b>LA-B091P</b> Date: Wednesday, February 12, 2014
				Sheet	16 of 55

# DIMM2 Standard Type Near User



## Interleaved Memory


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/24		Deciphered Date	
2011/07/12		2012/07/12		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		DDR3L DIMMB	
LA-B091P		Size		Rev	
1.0		Date		Wednesday, February 12, 2014	
Sheet		17		of	
55					



AC Coupling Capacitor  
PCIe Gen3: Recommended value is 220 nF  
PCIe Gen1 and Gen2 only: Recommended value is 100 nF


No Use GPU Display Port outpd

Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	SUN PCIe/DP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
Date: Wednesday, February 12, 2014				Sheet 18	of 55




Resistor Divider Lookup Table		
R_u (ohm)	R_pd (ohm)	Bitd [3:1]
NC	4.75k	000
8.45k	2k	001
4.53k	2k	010
6.98k	4.99k	011
4.53k	4.99k	100
3.24k	5.62k	101
3.4k	10k	110
4.7k	NC	111


Capacitor Divider Lookup Table	
Cap (nF)	Bitd [5:4]
480nF	00
82nF	01
10nF	10
NC	11




# +1.35VS to +1.35VGS (6.234A)



# +1.05VS to +0.95VGS



# +3VS to +3VS\_VGA (25mA)




# No Use GPU Display Port outout



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-B091P
				Date	Wednesday, February 12, 2014
				Sheet	20 of 55
				Rev	1.0









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN MEM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-B091P
				Date	Wednesday, February 12, 2014
				Sheet	22 of 55





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. THIS SHEET DOES NOT CONTAIN THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	SUN VRAM A Lower
			Document Number	LA-B0914
Date	Wednesday, February 12, 2014	Sheet	23	of 55




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Document Number	SUN VRA M Upper	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MUST NOT BE LOANED, REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Rev	1.0	
				Date	Wednesday, February 12, 2014	
				Sheet	24 of 55	

FOR DEFB




Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	SUN VRAM A Lower	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
				Date: Wednesday, February 12, 2014	Sheet 25 of 55

FOR DEFB








Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	SUN VRAM A Upper	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
				Date: Wednesday, February 12, 2014	Sheet 26 of 55




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-B091P
Size	C	Document Number	LA-B091P	Rev 1.0
Date:	Wednesday, February 12, 2014	Sheet	27	of 55




For CRT and HDMI








HDD




ODD




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>Mini-Card/NEW Card/SIM</b>		
				Size	Document Number	Rev
					LA-B091P	1.0
Date:				Wednesday, February 12, 2014	Sheet	31 of 55




3 Channel



REMOTE1,2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"












2 Channel



The diagram shows two connectors, J11 and J12, with their internal wiring and ground connections. J11 is a 3-pin connector with pins labeled <31.35>, EC\_TX, and <31.35>. J12 is a 2-pin connector with pins labeled 1 and 2. The diagram shows the internal wiring and ground connections for these connectors.




RP33  
E14@  
RP34  
E14@  
RP33  
0\_0804\_8P4R\_5%  
B15@  
RP34  
0\_0804\_8P4R\_5%  
B15@





Security Classification		Compul Secret Data		<b><i>Compul Electronics, Inc.</i></b> <b><i>ROM/KBD/PWR/CRL/ED/TP Conn.</i></b>	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR REPRODUCED OR REPRODUCED AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Size C	Document Number <b>LA-8091P</b>
Date: _____ Eddies: Eddies: 14 5014				Sheet 99 of 66	Rev 1.0


Finger Print




USB2.0\_Port




USB3.0\_Port




Security Classification	Compal Secret Data	Issued Date	Disciphered Date	File
		2011/06/24	2012/07/12	USB3.0/Left USB Ports
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date: Wednesday, February 12, 2014				Sheet 34 of 55



**To Docking BD**




## APS (G-Sensor)



Security Classification		Compal Secret Data		<div>Compal Electronics, Inc.</div>	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	<div>Title</div> <div>Docking</div>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<div>Size</div> <div>Document Number</div> <div>LA-B091P</div>	<div>Rev</div> <div>1.0</div>
				<div>Date:</div> <div>Wednesday, February 12, 2014</div>	<div>Sheet</div> <div>36</div> <div>of</div> <div>55</div>





DP_Switching	Function (For Automatic Switching)
H	TMDS output has higher priority
* L	DP output has higher priority

TMDS_PRE	Function
H	DDC active buffer
M	DDC pass through with 40 kohm pull up resistor
L	DDC pass through

TMDS_RT	Function
H	Open drain driver with termination resistors
L	Standard open drain driver


TMDS_PRE	Function
H	1.5dB pre-emphasis
M	3.0dB pre-emphasis
L	no pre-emphasis

DPSW_PEQ	Function
H	HEQ, compensate channel loss up to 15dB @ HBR2
M	LLEQ, compensate channel loss up to 5dB @ HBR2
L	default, LEQ, compensate channel loss up to 12dB @ HBR2


DP_CFG0	Function
H	automatic EQ disable & AUX interception enable
M	automatic EQ disable & AUX interception enable, no pre-emphasis, 800mVpp swing
L	default, automatic EQ enable & AUX interception enable

DP_CFG1	Function
H	auto test enable & input offset cancellation enable
M	auto test enable & input offset cancellation disable
L	default, auto test disable & input offset cancellation enable


DP_MODE	Function
H	Automatic Switching Mode, HDMI ID disable
*M (VDD33/2)	Automatic Switching Mode, HDMI ID enable
L	Control Switching Mode, HDMI ID disable












Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/24		Deciphered Date	
2011/06/24		2012/07/12		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		HD Audio Codec ALC3225	
LA-B091P		Document Number		Rev 1.0	
Date: Wednesday, February 12, 2014		Sheet 39 of 55			






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	GCLK
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	LA-B091P
				Wednesday, February 12, 2014	Rev 1.0
				Sheet	41 of 55



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface
Size	C	Document Number	LA-B091P	Rev
Date:	Wednesday, February 12, 2014	Sheet	42	of 55







135W: 150W(Turbo\_V=1.2) active 135W(Turbo\_V=1.072) recovery  
 90W : 100W(Turbo\_V=1.2) active 90W(Turbo\_V=0.903) recovery  
 65W : 70W(Turbo\_V=1.2) active 65W(Turbo\_V=0.918) recovery  
 45W : 65W(Turbo\_V=1.2) active 45W(Turbo\_V=0.829) recovery

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PWR-BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	BE BDW
				Date: Wednesday, February 12, 2014	Sheet 44 of 55



SY8208B\_V2.mdd

Change 3V5V\_EN to 3VALW\_EN

ENLDO\_3V5V




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	+3VALW/+5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	BE BDW	
				Rev	1.0	
Date:				Wednesday, February 12, 2014	Sheet	46 of 55

# Module model information

RT8207M\_V1.mdd For Single layer  
RT8207M\_V2.mdd For Dual layer


Pin19 need pull separate from +1.5VP.  
If you have +1.5V and +0.75V sequence question,  
you can change from +1.5VP to +1.5VS.

0.75Volt +/- 5%  
TDC 0.7A  
Peak Current 1A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RT8207M	
Size		Document Number		Rev	
Custom		BE BDW		1.0	
Date:		Wednesday, February 12, 2014		Sheet 47 of 55	


Module model information  
APL5930\_V1.mdd



Ultra Low Dropout 0.23V(typical) at 3A Output Current

$V_{out} = 0.8V * (1 + R_{up}/R_{down})$

Module model information  
SY8003\_V1.mdd



Note: Iload(max) = 2.5A

FB=0.6V  
Note: Iload(max) = 3A


Note:  
When design Vin=5V, please stuff snubber  
to prevent Vin damage

$V_{out} = 0.6V * (1 + R_{up}/R_{down})$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				BE_BDW	
				Date:	Wednesday, February 12, 2014
				Sheet	48 of 55

# Module model information

SY8003\_V1.mdd



Note:  
When design Vin=5V, please stuff snubber  
to prevent Vin damage


$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	BE_BDW
				Date:	Wednesday, February 12, 2014
				Sheet	49 of 55
				Rev	1.0

# Module model information

SY8208D\_V1.mdd

EN pin don't floating  
If have pull down resistor at HW side, pls delete PR2



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				BE_BDW
				Rev
				1.0
				Date: Wednesday, February 12, 2014
				Sheet 50 of 55






**Module model information:**  
ISL95813 (for 15W & 28W CPU)

Base on BDW PDDG Rev_0_73		
Location	15W	Note
	TDC 14A	
	MAX 32A	
	OCP 39A	
	Loadline=-2.0mv/A	
PR1120	499 Ohm	OCP
PR537	1.27kOhm	Droop
PC528	0.022uF	RC Match
PR507	90.9kOhm	PROG1
PR703	93.1kOhm	IMON
PC518	0.1uF ( 0402 )	RC Filter

H-side MOS: MDV1525URH  
Rds(on):  
<10.1mohm@Vgs=10V  
<14.0mohm@Vgs=4.5V  
Id :24A@Vgs=10V

~~L-side MOS: MDU1511RH  
Rds(on):  
    <2.4mohm@Vgs=10V  
    <3.5mohm@Vgs=4.5V  
    Id :100A@Vgs=10V~~


~~Choke: 0.12UH (Size:7\*7\*3)  
Rdc=0.62mohm + 5%  
Heat Rating Current=41.5A  
Saturation Current=41A~~



Local sense put on HW site

+CPU\_CORE

24 X 22u/0603



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PWR-PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number BE BDW
				Date	Wednesday, February 12, 2014
				Sheet	53 of 55

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Size	
				Custom	
Date: Wednesday, February 12, 2014				Sheet	54 of 55
				Rev	1.0

ZIWB2/ZIWB3/ZIWE1 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE	
				EVT TO DVT
1	P. 36	Modify DP_SEL schematic	Because the first design is wrong.	
2	P. 34	Delete D28	It already reserve in sub BD	
3	P. 36	Modify HPD schematic	Because the first design is wrong.	
4	P. 36	Modify DP AUX schematic	Cap already reserve in sub BD	
5	P. 20	Reserve +1.05VS to +0.95VGS	AMD's suggestion	
6	P. 33	Add D26 for ESD		
7	P. 42	Add RV198, RV199	AMD's suggestion	
8	P. 22-24	Add GPU Termination Resistance	AMD's suggestion	
				DVT TO PVT
1	P. 35	change U11.111 power rail to +3VLP	It only use +3VLP	
2	P. 33	un-pop R294, pop R295.	B series's LED need to follow E series	
3	P. 10	Add R247, R248	For BIOS Stap Pin	
4	P. 20	Add RV60, delete RV36	for GPU Sequence	
5	P. 20	Add RV61, delete RV240	for GPU Sequence	
6	P. 37	Change DP Switch IC solution	For HDMI audio issue	
7	P. 35	Add C197 for ESD		
8	P. 33	Add C198 for ESD		
9	P. 30	Add C199 for ESD		
				PVT TO PRE-MP
1	P. 33	Reserve R298, R299 for DC-in LED control	To avoid LED shimmer	
2	P. 38	Change DL1 and DL2 footprint for ESD		