


# DIS (14" / 15" / 17") Chocolate Intel SKYLAKE ULT Platform Block Diagram

PCB 10L STACK UP

LAYER 1 : TOP  
LAYER 2 : SGND  
LAYER 3 : IN1(High)  
LAYER 4 : IN2(Low)  
LAYER 5 : SVCC  
LAYER 6 : SGND1  
LAYER 7 : IN3  
LAYER 8 : IN4  
LAYER 9 : SGND2  
LAYER 10 : BOT




## HDMI


DDPB\_CTRLDATA/ GPP\_E19  
Display Port B Detected  
This signal has a weak internal pull-down.  
0 = Port B is not detected.  
1 = Port B is detected.

This signal has a weak internal pull-down.  
0 = Port C and D is not detected.  
1 = Port C and D is detected.


DB De1 R98, R110



Reserve EDP\_HPD opposites circuit!




Close to EC



Processor pull-up (CPU)  
TO BE REPLACED WITH 1K OHMS FOR SKL  
470 OHM IS FOR I/P


PLACE NEAR CPU




PROJECT : X1B-10L  
Quanta Computer Inc.


Size Custom Document Number SKYPAKE 1/20(eDP/DDI) Rev 1A  
Date: Wednesday, May 06, 2015 Sheet 2 of 49

# SkyLake ULT Processor (DDR3L)





## PCH Pull-high/low(CLG)



+3V 2,10,11,12,13,14,15,16,17,18,20,27,28,29,30,31,32,33,34,35,41,43,44  
+1.0V 2,6,16,32,35,40  
+3VS5 10,15,16,32,34,35,37,39,40,43,46  
+5VS5 30,32,33,37,38,39,40,41,42,43,44,45,46  
+3V\_RTC 13,15,32  
+VCCSTPLL 2,5,6,9,40,41  
+3V\_DEEP\_SUS 10,11,12,14,15,16,18

## For DS3 Sequence

For DS3 -->Ra  
Non-DS3 -->Rb




## PLTRST#(CLG)


Check Q2010 Rise/Fall time less than 100ns




## System PWR\_OK(CLG)




1216 Change R409 and R394 from +VCCSTPLL or +1.0V co-layout.



R10479 close to CPU side  
H\_VCCST\_PWRGD trace 0.3" - 1.5"




1110 Add Circuit for +1.0V Power Good



100- ±1%  
pull-up to VCC  
near processor.


Layout note: need routing together and ALERT need between CLK and DATA.

CLOSE TO CPU  
PLACE THE PU RESISTORS




PLACE THE PU RESISTORS  
CLOSE TO VR  
PULL UP IS IN THE VR MODULE

CLOSE TO CPU  
PLACE THE PU RESISTORS





Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTx</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed




Power Rail	Description	Control
V <sub>CC</sub>	Processor IA Cores Power Rail	SVID
V <sub>CCGT</sub>	Processor Graphics Power Rails	SVID
V <sub>CCGTx</sub>	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V <sub>CCSA</sub>	System Agent Power Rail	SVID/Fixed (SKU dependent)
V <sub>CCIO</sub>	IO Power Rail	Fixed
V <sub>CCST</sub>	Sustain Power Rail	Fixed
V <sub>CCPLL</sub>	Processor PLLs power rail	Fixed
V <sub>DDQ</sub>	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V <sub>CCOPC</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCOPC_1P8</sub>	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V <sub>CCEOPIO</sub>	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed














### Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	CFG3 R430 *1K 4
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R443 *1K 4 SI Change





**4M SPI ROM Socket**



U18&U19 footprint 要重疊

**PCH SPI ROM(CLG)**



# Functional Strap Definitions

**DESIGN NOTE:**  
WEAK PULL UP RESISTOR PRESENT ON THIS NET

14,29 ACZ\_SPKR

ACZ\_SPKR

R507

20K/F\_4

**TOP SWAP OVERRIDE**  
HIGH - TOP SWAP ENABLE  
LOW-DISABLED  
HIGH: LPC SELECTED FOR SYSTEM FLASH  
WEAK-INTERNAL PD

+3V\_DEEP\_SUS

R99

1K\_4

10 SMLALERT#

SMLALERT#

R102

20K/F\_4

**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).  
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.

+3V 2,4,10,12,13,14,15,16,17,18,20,27,28,29,30,31,32,33,34,35,41,43,44  
+3V\_DEEP\_SUS 4,10,12,14,15,16,18

14 GSP11\_MOSI

GSP11\_MOSI

R152

20K/F\_4

**No Boot:**  
The signal has a weak internal pull-down.  
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.  
**Bit 10 Boot BIOS Destination**  
0 SPI  
1 LPC

14 ACZ\_SDOUT

+3V\_DEEP\_SUS

R533

4.7K\_4

ACZ\_SDOUT

**No Boot:**  
The signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.

35 GPIO33\_EC

R311

1K\_4

ACZ\_SDOUT

+3V

R159

4.7K\_4

**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable No Reboot mode.  
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

14 GPP\_B18

GPP\_B18

R162

10K\_4

+3V

R463

10K\_4

**No Boot:**  
The signal has a weak internal pull-down.  
0 = LPC Is selected for EC.  
1 = eSPI Is selected for EC.

10 SML1ALERT#

SML1ALERT#


R462

20K/F\_4




**PROJECT : X1B-10L**  
**Quanta Computer Inc.**


Size Custom	Document Number SKYPAKE 15/20(HDA)	Rev 1A
Date: Tuesday, May 05, 2015	Sheet 11 of 49	




## USB2.0 Port Mapping Table

USB2.0	Function
PORT-1	Cobime USB3.0 MB-1
PORT-2	Cobime USB3.0 Smaii Board
PORT-3	Camera
PORT-4	NC
PORT-5	NC
PORT-6	Cobime USB3.0 Smaii Board
PORT-7	WLAN
PORT-8	Touch Screen
PORT-9	NC
PORT-10	NC






Skylake U	BOARD_ID[8:7]	BOARD_ID[6:5]	Board ID [4:3]	BOARD_ID[2:1]	BOARD_ID0
Model	ID8 ID7	ID6 ID5	ID4 ID3	ID2 ID1	ID0
Definition	00 Non 3D SKU 01 3D SKU	00 1.1 01 2.0	00 Single Rank (X1B) 01 Dual Rank (X1B) 10 Meso-AMD (X1A) 11 Reserve	00 14" 01 15" 10 17" 11 Reserve	0 : UMA 1 : DIS












M\_A\_DQ[63:0] 3




## For EMI RESERVE



## Place these Caps near So-Dimm0.










## VREF DQ0 M1 Solution




PROJECT : X1B-10L  
Quanta Computer Inc.






Size	Document Number	Rev
Custom	DDR3 DIMM0-STD(4.0H)	1A
Date: Tuesday, May 05, 2015	Sheet	17 of 49












PLLVD = 38mA Add L15 (0402) for co-layer




SP\_PLLVD = 17mA




VID\_PLLVD = 41mA




DB change Use Cystal CLK





1027 Change +3V to +3V\_AON



DB change Use Cystal CLK



+3V_GFX	19,22,44,46
+3V_AON	19,22,32,46
+1.05V_GFX	19,20,46
+1.35V_GFX	20,23,24,25,26,45



4.99k	CS24992PB26
10k	CS31002PB26
15k	CS31502PB24
20k	CS32002PB29
24.9k	CS2492PB16
30.1k	CS33012PB18
34.8k	CS33482PB06
45.3k	CS34532PB18






Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

RAMCFG [3:0]	DESCRIPTION	Vendor	Vendor P/N	256Mx16 Strap	128Mx16 Strap	QBC	TOP B/S
1110	DDR3L 256Mx16, 64bit, 4Gb, 900MHz	HYNIX	H5TC4G63CFR-N0C	0XE	TBD	AKD5PZDTW02	AKD5PZDTW01
0011	DDR3L 256Mx16, 64bit, 4Gb, 900MHz	Micron	MT41J256M16HA-093G:E	0x4	TBD	AKD5PZSTL01	AKD5PZSTL00
1111	DDR3L 256Mx16, 64bit, 4Gb, 900MHz	SAMSUNG	K4W4G1646E-BC1A	0XF	TBD	AKD5PGDT501	AKD5PGDT500

## GPIO ASSIGNMENTS

GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMMORY_VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding




**PROJECT : X1B-10L**  
**Quanta Computer Inc.**

Size Custom	Document Number	Rev 1A
<b>N155-GT (GPIO/STRAPS)</b>		
Date: Tuesday, May 05, 2015	Sheet 22	of 49




## Rank0

HYU 256Mx16, H5TC4G63CFR-N0C QBC PN : AKD5P2DTW02---TOP B/S PN : AKD5P2DTW01  
 M7C 256Mx16, MT41J256M16BA-093G:E QBC PN : AKD5P2STL01---TOP B/S PN : AKD5P2STL00  
 SAM 256Mx16, K4W4G1646E-BC1A QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500



## Rank1


HYU 256Mx16, H5TC4G63CFR-N0C QBC PN : AKD5PZDTW02---TOP B/S PN : AKD5PZDTW01  
MIC 256Mx16, MT41J256M16HA-093G:E QBC PN : AKD5PZTL01---TOP B/S PN : AKD5PZTL00  
SAM 256Mx16, K4W4G1646E-BC1A QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500



Rank0


HYU 256Mx16, H5TC4G63CFR-N0C  
 MIC 256Mx16, MT41J256M16HA-093G:B  
 SAM 256Mx16, K4W4G1646E-BC1A


QBC PN : AKD5PZDTW02---TOP B/S PN : AKD5PZDTW01  
 QBC PN : AKD5PZSTL01---TOP B/S PN : AKD5PZSTL00  
 QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500



Rank1

HYU 256Mx16, H5TC4G63CFR-N0C QBC PN : AKD5PZDTW02---TOP B/S PN : AKD5PZDTW01  
MIC 256Mx16, MT41J256M16HA-093G:E QBC PN : AKD5PZSTL01---TOP B/S PN : AKD5PZSTL00  
SAM 256Mx16, K4W4G1646E-BC1A QBC PN : AKD5PGDT501---TOP B/S PN : AKD5PGDT500




EDDID EEPROM  
VCC





DP2LVDS VCC

HPD

&lt;=100ms



L10: need use CV-4709MN00 for Vendor suggestion



SWR MODE	LDO MODE
Stuff L9	Stuff R39






**PROJECT : X1B-10L**  
**Quanta Computer Inc.**

Size Custom Document Number **RTD2136** Rev 1A



Date: Tuesday, May 05, 2015 Sheet 27 of 49












## LID Switch



1106 change HDMI sign  
connection for layout




## HDMI SMBus Isolation



## LVDS Conn.

28















## KEYBOARD Con.



## TPM (2.0)


Address

	<b>BADD</b>
<b>HIGH</b>	<b>4EH/4F</b> (default)




## Accelerometer Sensor


**G-Sensor Power need check**



## ***Touch screen***




## Green CLK Circuitry



## 33





## SI A




## Support Wake Function(Reserve)



The diagram shows a top layer PCB layout for SATA signals. On the left, a connector pinout is shown with pins 1 through 16. Signals include ODD2, TXP, TXN, RXN, RXP, DP, +5V, MD, GND1, GND2, GND3, and GND. A '14 SATA ODD' label is present. In the center, a signal trace for 'ODD\_EJECT#' is shown, with a '+5V\_ODD' supply and a 'Z226 1K\_4' resistor. On the right, a signal trace for 'SATA\_TXN1' is shown, with a '+3V' supply and a 'R223 10K\_4' resistor. A '120 mils' dimension is indicated for a section of the traces. At the bottom, a series of bypass capacitors are shown: C264 (10uF/6.3V/5.6), C273 (0.1uF/16V\_4), C342 (0.1uF/16V\_4), C343 (0.1uF/16V\_4), and C281 (0.1uF/16V\_4). The text 'sata-202403-1-13p-r' and '11/14' are visible at the bottom left.

[illegible]



















**CPU CORE**  
TDC: 25A  
EDP: 40A

**VCCGT**  
TDC: 22A  
EDP: 45A


For Acoustic


Place close to  
GT1 Inductor


program IccMax\_2ph

place close to  
VCORE MOSFET



place close to  
GT MOSFET

		PROJECT : X1B-10L	
		Quanta Computer Inc.	
Size	Document Number	Rev	
Custom	CPU VR IC (NCP81206)	1A	
Date:	Tuesday, May 05, 2015	Sheet	41 of 49














+3V	2,4,10,11,12,13,14,15,16,17,18,20,27,28,29,30,31,32,33,34,35,41,44
+5V	28,29,30,31,32,33,34
+VIN	28,31,33,34,36,37,38,39,41,42,44,45,46
+3VS5	4,10,15,16,32,34,35,37,39,40,46
+5VS5	4,30,32,33,37,38,39,40,41,42,44,45,46
+3VSUS	31,33
+5V_CAM	33
+3VLAVCC	30,32






**N16S-GT (23/18W)**  
**EDP: 26A**  
**EDP peak: 51A**  
**OCV minimum 56A**







PROJECT : X1B-10L  
Quanta Computer Inc.

Size	Document Number	Rev
	INTEL POWER UP SEQUENCE	1A
Date:	Tuesday, May 05, 2015	Sheet 47 of 49

