

PROJECT NAME : BAL23
PCB NO : LA-D804P(Stoney)

Vinafix.com

Dell/Compal Confidential

Schematic Document

AMD Stoney FT4
AMD R16M-M30 (23 X 23mm)+GDDR5 x2


2016-6-17 Rev: 1.0(A00)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-D804P	0.1
				Date	Monday, June 20, 2016	Sheet 1 of 54

Platform Power Sequence

LA-D804P

Vinafix.com



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/06/10				Title			
Deciphered Date				2015/06/30				Power Sequence diagram			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
								LA-D804P			
								Rev			
								0.1			
Date: Monday, June 20, 2016				Sheet				3 of 54			

Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.034V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF


BOARD ID Table

Board ID	
0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	BAL23 AMD Stoney DIS EVT
11	BAL23 AMD Stoney UMA EVT
12	BAL23 AMD Stoney DVT1
13	BAL23 AMD Stoney DVT2
14	BAL23 AMD Stoney X build
15	
16	
17	
18	
19	

SMBUS Control Table

	SOURCE	BATT	Charger	DIMM	APU	GPU	Thermal Sensor	
EC_SMB_CK1 EC_SMB_DA1	KB9022Q	V	V					
EC_SMB_CK2 EC_SMB_DA2	KB9022Q				V	V	V	
EC_I2C_TPCLK EC_I2C_TPDAT	KB9022Q							
APU_SCLK0 APU_SDATA0	APU			V				
APU_SCLK1 APU_SDATA1	APU							
APU_SIC APU_SID	APU						V	

Symbol Note :




CLOCK SIGNAL	
CLKOUT_PCIE0	10/100 LAN
CLKOUT_PCIE1	NGFF Card (WLAN)
CLKOUT_PCIE2	
CLKOUT_PCIE3	
GFX CLK	dGPU


ULT

USB3.0	
Port1	
Port2	USB3 connector 1
Port3	USB3 connector 2
Port4	
USB2.0	
Port0	Card Reader
Port1	Touch Screen Panel
Port2	USB connector 3 (D/B)
Port3	Camera
Port4	NGFF Card (WLAN)
Port5	USB3 connector 1
Port6	USB3 connector 2
Port7	
PCI GPP	
Lane 1	10/100 LAN
Lane 2	NGFF Card (WLAN)
Lane 3	
PCI GFX	
Lane 1	PEG (AMD)EXO UL
Lane 2	PEG (AMD)EXO UL
Lane 3	PEG (AMD)EXO UL
Lane 4	PEG (AMD)EXO UL
SATA	
SATA0	HDD
SATA1	ODD

SMBus Block Diagram




Vinafix.com




CPU R1 PN	CPU R3 PN
<div>UC1</div> <div>SA0000A2A0L</div> <div>A6_R1@</div> <div>S IC A6-9200 AM9200AKN23AC 2G BGA 769P</div>	<div>UC1</div> <div>SA0000A2A1L</div> <div>A6_R3@</div> <div>S IC A6-9200 AM9200AKN23AC 2G BGA A31!</div>
<div>UC1</div> <div>SA00009W80L</div> <div>E2_R1@</div> <div>S IC E2-9000 EM9000AKN23AC 1.8G BGA 769P</div>	<div>UC1</div> <div>SA00009W81L</div> <div>E2_R3@</div> <div>S IC E2-9000 EM9000AKN23AC 1.8G BGA A31!</div>
<div>UC1</div> <div>SA0000A280L</div> <div>A9_R1@</div> <div>S IC A9-9400 AM9400AKN23AC 2.4G BGA 769P</div>	<div>UC1</div> <div>SA0000A281L</div> <div>A9_R3@</div> <div>S IC A9-9400 AM9400AKN23AC 2.4G BGA A31!</div>
<div>UC1</div> <div>SA00009PC1L</div> <div>A99430_R1@</div> <div>S IC A9-9430 2D3201AJN23AC 3.2G BGA 769P</div>	

update CPU R3 PN 5/26




Place them close to APU within 1"



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FP4 DDRIII MEMORY	
Size Custom		Document Number		Rev	
LA-D804P		0.1		Date: Monday, June 20, 2016	
Sheet		7 of 54			





Main Func = CPU




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR ANY OF ITS SUBSIDIARIES OR AFFILIATES WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FT4 DISP/MISC/HDT	
Size	Document Number	Rev		Date	
Custom	LA-D804P	0.1		Monday, June 20, 2016	
Sheet		8		of 54	

Main Func = CPU


	RESERVE_1 (AGPIO4)	APU_ID15 (AGPIO15)	RESERVE_2 (AGPIO102)
A6A9@	X	1	X
E2@	X	0	X
Reserved	X	X	X
Reserved	X	X	X



For PCIe device reset on FS1
(GFX, GLAN, WLAN, LVDS, Travis)
APU_PCIE_RST# : Reset PCIe device on APU




	LPC_CLK0_EC	LPC_CLK1	LPC_FRAME#	MEM_VOLT_SEL	RTC_CLK <INT PU>	BLINK/GPIO11 <INT PU>	SYS_RST# <INT PU>
H	BOOT FAIL TIMER ENABLED	CLKEN ENABLED	SPY ROM (DEFAULT)	Enhanced Reset logic (default)	COIN BATT ON BOARD (DEFAULT)	LDI_RST#/PG OUTPUT TO APU (DEFAULT)	NORMAL RESET MODE (DEFAULT)
L	BOOT FAIL TIMER DISABLED (DEFAULT)	CLKEN DISABLED	LPC ROM	Traditional Reset logic	COIN BATT NOT ON BOARD	OUTPUT TO PADS	SHORT RST MODE




follow Dg change to 2K reserve 10/13


Security Classification		Compal Secret Data		Title	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	FT4 GPIO/AZ/MISC/STRAPS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer	Rev 0.1
				LA-D804P	
				Monday, June 20, 2016	Sheet 9 of 54

Main Func = CPU




[illegible]

Vinafix.com




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/06/10		Deciphered Date		2015/06/30		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		FT4 GND							
		Size		Document Number				Rev	
		Custom		LA-D804P				0.1	
		Date:		Monday, June 20, 2016		Sheet		12 of 54	

Main Func = DIMM1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/06/10		Title	
Deciphered Date		2015/06/30		DDR4 SODIMM-I Socket	
Size		Document Number		LA-D804P	
Date		Monday, June 20, 2016		Sheet	
				13 of 54	
				Rev	
				0.1	

Main Func = DIMM2




DIMM_B H:4mm STD


<Address: 100>
Change by 1/1 from 01 to 10

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>						
Issued Date		2014/06/10					Deciphered Date		2015/06/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			HDMI			
				Size		Document Number			Rev	
						LA-D804P			0.1	
Date		Monday, June 20, 2016			Sheet		17 of 54			


Main Func = Audio



Security Classification		Compal Secret Data		Title	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1
				Date	Monday, June 20, 2016
				Sheet	18 of 54


 Compal Electronics, Inc.			
Title			
NGFF WLAN			
Size	Document Number		Rev
	LA-D804P		0.1
Date:	Monday, June 20, 2016	Sheet	20 of 54

Main Func = Audio Jack




Layout Note:
Close to U1

del cap and to place small board 12/1




Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2014/06/10		Deciphered Date		2015/06/30		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								JACK					
								Size	Document Number			Rev	
								LA-D804P				0.1	
								Date:	Monday, June 20, 2016			Sheet	21



SATA ODD Connector (FFC Type)


SOC TX

SOC RX




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Main Func = Touch Pad




* Key Board Back Light



Main Func = FAN Control




INT_KBD Connector Main: SP01001H600 (CIS ok)



Security Classification		Compal Secret Data		Title	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	FAN / TP / PWR SW / KBBL	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-D804P	Rev 0.1
				Date	Monday, June 20, 2016
				Sheet	24 of 54


Main Func = IO Connector

IO to MB CONN























Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				IO-DB	
				Size	Rev
				Document Number	0.1
Date: Monday, June 20, 2016				Sheet	25 of 54






+5VS and +3VS switch



Project ID




**Analog Board ID definition,
Please see page 4.**





Security Classification		Compal Secret Data		Compal Electronics, Inc. EC ENE-KB9012A4/KB90220C	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size LA-D804P	Document Number 0.1
2				Date: Monday, June 20, 2016	Sheet 27 of 54

Fintek thermal sensor
placed near by TOP DDR4



2nd source
SA000029210 -> EMC1403-2-AIZL-TR




REMOTE1,2 (+/-) :
Trace width/space:10/10 mil
Trace length:<8"


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Thermal Sensor	
				Size	Document Number
				LA-D804P	
Date: Monday, June 20, 2016		Sheet 28 of 54		Rev 0.1	

Main Func = POWER BTN

LOW activated from KBC GPIO



Power button



DVT1


ESD request to pop 3/22




Pop only before MP

ON/OFF switch

TOP Side



BOT Side




SW1/SW2 Change to SN10000B310


EC2901 must be used 1000pF.

Main Func = Battery BTN



Low activated from KBC GPIO



Low activated from KBC GPIO



SATA HDD LED
LOW activated from PCH GPIO




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title	Reserved Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Monday, June 20, 2016
				Sheet	29 of 54
				Rev	0.1

Vinafix.com

Compal confidential for Dell only

LA-D804P Power Sequence



Security Classification	Compal Secret Data			Compal Electronics, Inc. <i>Power Sequence Timing</i>		
Issued Date	2014/06/10	Deciphered Date	2015/06/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-D804P	0.1
				Date:	Monday, June 20, 2016	Sheet 32 of 54

Add GPU R3 PW 6/14 Xbuild

R16M-M70

UV1

SA000098V0L

M70_R1@

S IC 216-0889-018 A0 R16M-M1-70 FCBGA 631P

UV1

SA000098V1L

M70_R3@

S IC 216-0889-018 A0 R16M-M1-70 A31!

R16M-M30

UV1

SA000087T0L

M30_R1@


S IC 216-0890-010 A0 R16M-M1-30 FCBGA 631P

UV1



SA000087T2L

M30_R3@


S IC 216-0890-010 A0 R16M-M1-30 A31!



No Use GPU Display Port output



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	M30/M70_PCIE/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	0.1
				Revision	LA-D804P
				Date	Monday, June 20, 2016
				Sheet	33 of 54



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	M30/M70 Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D804P
				Date	Monday, June 20, 2016
				Sheet	35 of 54
				Rev	0.1


+VGA_CORE		10uF	1uF	0.1uF
VDDC	TBD	5 (1@)	10 (2@)	0
VDDCI	3.5A	1	3	0

+0.95VSDGPU	10uF	1uF	0.1uF
PCIE_VDDC 2.5A	2 (1@)	5 (1@)	0
BIF_VDDC 1.4A	0	1	0
SPLL_VDDC 100mA	1	1	1



+1.5V_MEM_GFX	10uF	2.2uF	0.1uF	0.01uF
VDDR1 1.5A	3	5	5	5

+1.8VGS		10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1	1
MPLL_PVDD	130mA	1	1	1
SPLL_PVDD	75mA	1	1	1
VDDR4	(300mA)	0	0	0
VDD_CT	13mA	1	1	1
+TSVDD	13mA	1	1	1
+DP_VDDR		0	0	0
+DP_VDDC		0	0	0


+3VGS	10uF	1uF	0.1uF
VDDR3 25mA	0	2 (1@)	1





Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	M30/M70 Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Date	LA-D804P	0.1
				Custom	Monday, June 20, 2016	Sheet 36 of 54



Place close to GPU (within 25mm)
and place component within (5mm) close to each other





M_DA0	J29	DQA0, 0	MAA0, 0/MAA, 0	K17	M0, MA0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
-------	-----	---------	----------------	-----	---------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--



Stitching Caps OPTION for MEM signals that have a change of reference plane voltage
Add stitching caps when required, one cap per three signals



SAM 4G 11/17

Security Classification	Compal Secret Data						Compal Electronics, Inc.		
Issued Date	2015/01/30	Deciphered Date	2016/12/31	Title			GDDR5 A0		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev			
					LA-D0804P	0.1			
				Date:	Monday, June 20, 2016	Sheet	38	of	54



Power-Up/Down Sequence

- 1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μ s
- 2. It is recommended that the 3.3-V rail ramp up first.
- 3. It is recommended that the 0.95-V rail reach at least 90% of its nominal value no later than 2 ms from the start of VDDC ramping up.
- 4. The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress? idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as ? 50 mV/μ s
- 5. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- 6. For power down, reversing the ramp-up sequence is recommended.



SAMSUNG 2G (000)	HYNIX 2G (110)	MICRON 2G (111)
RV16 2G_S@ 4.75K_0402_1% SD034475180	RV15 2G_H@ 3.4K_0402_1% SD034340180 RV16 2G_H@ 10K_0402_1% SD034100280	RV15 2G_M@ 4.75K_0402_1% SD034475180

Update on 3/24

Table 3–21 Resistor Divider Lookup T

R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.

For AMD R16M-M30/M70 VRAM Only

Memory ID	P/N	Vendor	Description	Size
000	SA000092D1L	SAMSUNG	S IC D5 256M32 K4G80325FB-HC28 FBGA A31I	2GB
110	SA00009U10L	Hynix	S IC D5 256M32 H5GC8H24MJR-R0C BGA 170P	2GB
111	SA00009TV0L	Micron	S IC D5 256M32 MT51J256M32HF-70-A FBGA	2GB


Update on 3/24

Battery Bot Side

PIN1 GND
PIN2 GND
PIN3 GND
PIN4 SYS_PRES
PIN5 BATT_PRS
PIN6 DAT_SMB
PIN7 CLK_SMB
PIN8 Batt+
PIN9 Batt+
PIN10 Batt+
SP021412220


ACES_50458-01001-P01_10P-T

Adapter protection
if battery removed, adaptor only,
then trigger the H_PROCHOT#,
keep @ in BOM since battery can not
be removed by end user




Battery protection


asserts H_PROCHOT# when adaptor is
unplugged, keep low for 10ms
till SW PROCHOT# is issued by EC



PH1 under CPU bot te m de:
CPU thermal protection at 92 +/- 3 degree C




Erp lot6 Circuit



DELL CONFIDENTIAL/PROPRIETARY


Security Classification		Compal Secret Data		Title	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN/BATT CONN/OTP	
Date:	Monday, June 20, 2016	Sheet	41 of 54	X01(02)	

$$ADP_I = 32 * I_{\text{adapter}} * R_{\text{sense}}$$



DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Title PWR CHARGER		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev X0
				Date:	Monday, June 20, 2016	Sheet 42 of 54



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.



Title	PWR_3.3VALWP/5VALWP
-------	---------------------

Size	Document Number	Rev
------	-----------------	-----


LA-D071P

Date: Monday, June 20, 2016 Sheet 43 of 54

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev
Y01/02


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.8V PRIM and +2.5V		
				Size C	Document Number	Rev X01(2)
				Date: Monday, June 20, 2016	Sheet 45 of 54	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/31	Deciphered Date	2015/04/30	Title	PWR 1.5VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, June 20, 2016
				Sheet	46 of 54
				Rev	0.1

Vinafix.com

TDC=8.8A
Peak Current=11A
OCP=13.2A




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P45-PWR_VDDP_ALWP(+0.95V)	
Size	Document Number	Rev		1.0	
Date:	Monday, June 20, 2016	Sheet	47	of	54


Compal confidential for Dell only

Vinafix.com


<27> 0.775PW_EN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/31	Deciphered Date	2015/04/30	Title	PWR VDDCR_FCH_S5(+0.775V)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, June 20, 2016
				Sheet	49 of 54
				Rev	0.1



OCP setting	LMT(pin13)
6A	Pull low
9A	Floating
12A	Pull high



DELL CONFIDENTIAL/PROPRIETARY

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2013/10/01		Deciphered Date		2015/07/08		Title		PWR_VGA_CORE	
This sheet of engineering drawing is the proprietary property of Compal Electronics, Inc. and contains confidential and trade secret information. This sheet may not be transferred from the custody of the competent division of R&D Department except as authorized by Compal Electronics, Inc. Neither this sheet nor the information it contains may be used by or disclosed to any third party without prior written consent of Compal Electronics, Inc.		Size		Document Number		Rev		Date		Monday, June 20, 2016	
Sheet		51		of		54		Rev		0.1	

+APU_CORE

APU_CORE
470uF*3

+APU_CORE_NB

APU_CORE_NB
470uF*2

+APU_CORE


+APU_CORE_NB

+VGA_CORE

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/10/01	Deciphered Date	2015/07/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR PROCESSOR DECOUPLING		
				Size	Document Number	Rev
				LA-C142P		0.1
Date	Monday, June 20, 2016		Sheet	52	of 54	

Power block



Security Classification		Compal Secret Data		Title	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Monday, June 20, 2016
				Sheet	53 of 54
				Rev	1.0

Compal Electronics, Inc.

PWR POWER BLOCK DIAGRAM

Page 1

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	PWR-PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Monday, June 20, 2016
				Sheet	54 of 54
				Rev	0.1

HW Schematic chang list (P.I.R)

Item	Page	Date	Rev.	Reason for change	Modify Item
1	26	1/28	0.2	Modify the capacitor value	C621 change 1uF capacitor to 4.7uF , C620 change 4.7uF capacitor to 1uF
2	26	1/28	0.2	Part count reduce	C344 Bom structure change to " DIS@ "
3	9	1/28	0.2	Modify Resistor value	RC346 47k ohm change to 22k ohm (SD028220280)
4	30	1/28	0.2	Modify PCB Part number	Modify PCB part number to DA6001LB000
5	13	1/29	0.2	Change Capacitor to H1.9	CD229 Change to SGA20331E10
6	26	3/13	0.2	Modify RC Delay for +1.8VGS	1.8VGS_0.95VSDGPU_ON connect to U15.3 & U15.5
7	9	3/13	0.2	Reserve RC938	RC938 change to unpop
8	24	3/15	0.2	Pop Q9 for touch-pad (PTP)	Q9 Change to pop
9	16	3/15	0.2	BOM change to cost reduce	+LCDVDD power switch U1 change to SA000079400
10	11.18	3/15	0.2	Audio codec change to +1.8VS to cost down +1.5VS LDO	Add RC18/RA15/RA16 ,reserve +1.5VS
11	24	3/15	0.2	JKB1.30 remove KB_DET# (follow Tulip)	Add RE60 reserve to +5VS
12		3/16	0.2	Part count reduce	Change to R-short RC119,RA1,RA2,RA4,RA5,RL5,R16,RC53,RC52
13	10.25	3/16	0.2	Change I/O USB conn. Port (AMD request)	USB20 Port7 change to Port2
14	22	3/16	0.2	SATA net name modify	Modify to SATA_TX_P0/N0 SATA_RX_P0/N0
15	22	3/16	0.2	Remove SATA ESD	Delete EU3101
16	17	3/18	0.2	For layout request swap RP12 pin	Swap RP12 pin
17	9	3/18	0.2	Modify BIOS strap pin	Net name vram size/APU_ID/Panel size_ID change to VBIOS_ID1/ID2/ID3
18	23	3/21	0.2	Change USB3.0 EMI choke to pass EA test	LU1/LU2/LU4/LU5 SM070003Z00 change to SM070004K00
19	29	3/21	0.2	Change power on switch part number	SW1/SW2 change to SN10000B310
20	26	3/21	0.2	Modify to meet the GPU power sequence	Modify R438 1K to 33K ohm (SD028330280)
21	30	3/21	0.2	ME drawing add a screw hole	Add H13 H_6P0 screw hole
22	24	3/21	0.2	BOM change to cost reduce	F3 BOM SP040002400 change to SP040002B00
23	30	3/21	0.2	DFx review stand of f pad can't place via	H11 H_3P2-G modify to H_3P2
24	17	3/21	0.2	For layout swap RPI1 pin	Swap RPI1 pin
25	18	3/21	0.2	Vendor feedback have extra pull-up Resistor same funct i on as RA25/ RA26	Remove RA46, RA47
27	29	3/21	0.2	Remove PWR/Board unused pin	Remove JPWR1.4 +5VALW net name
28	19	3/22	0.2	Design change for Hi-pot test fail at EVT	LANGND Change to GND
29	26	3/22	0.2	Reserve 0.1uF for +0.95VSDGPU output	Add C625 0.1uF
30	9	3/22	0.2	Reserve BIOS strap pin	VBIOS ID1/ID2/ID3 change to RESERVE_1/APU_ID/RESERVE_2
31	27	3/22	0.2	Board ID update to DVT1 Set t i g	RE22 change to 200k_0402_1% (SD034200380)
32	29	3/22	0.2	ESD request to pop	Pop EC2902 ,EC2901
33	29	3/22	0.2	Update JPWR1 Footprint	Update JPWR1 footprint "ACES_51678-00601-W01_6P-T"
34	18	3/22	0.2	Add Audio codec ALC3234 Part number	add ALC3234 PN "SA000076U00"
35	27	3/23	0.2	EC/BIOS comment no use	Unpop RE40,RE44,RW9,RW10
36	16	3/24	0.2	Sourcer request change main source	LX1 change main source to SM01000EJ00
37	40	3/24	0.2	VRAM Strap pin set t i g update	Modify BOM structure 2G_S@ ,2G_H@ ,2G_M@
38	11	3/24	0.2	For PWR to add MLCC*9	Unpop CC1117,CC1120,CC1121,CC1122,CC1123,CC1125,CC1127
39	22	3/25	0.2	SATA Parade Re-driver EQ set t i g to default 12.28	unpop RS22,RS27,RS28,RS37
40	26	3/25	0.2	Pop 0.1uF for +1.8VS & +0.95VSDGPU output	Pop C26,C625

HW Schematic chang list (P.I.R)

Item	Page	Date	Rev.	Reason for change	Modify Item
41	30	4/21	0.3	Increase EMI MLCC Cap voltage rat i ng	Change C35,C36,C37,C38,C39,C40 to SE00000G880
42	16	4/24	0.3	Increase Cap. voltage rat i ng	Change C4 10u_ 6.3V to 10u_ 25V voltage rat i ng
43		4/24	0.3	Increase Cap. voltage rat i ng	Change C34,C2305,C2306,C2308,C2323,CA1,CA3,CU13,CU18,Cs15 10u_6.3v to 10u_10v voltage rat i ng
44	18	4/24	0.3	Increase Cap. voltage rat i ng	Change CA11 4.7u_ 6.3V to 4.7u_ 10V voltage rat i ng
45	24	4/24	0.3	Increase Cap. voltage rat i ng	Change CF4 22u_ 6.3V to 22u_ 10v voltage rat i ng
46	30	4/25	0.3	ME drawing modify screw hole	Modify H6 5P0N to 5P6N
47	18	4/25	0.3	Change Part from EMI request	LA3,LA4,LA5,LA6 "SM01000BV00" change to "SM01000NX00"
48	34	4/25	0.3	Part count calculate	Change RV158,RV159,RV164 BOM structure to DIS@
49		4/29	0.3	Part count reduce	Change to R-short RC458,RC32,RC22,RC665,RC1675,RC18,RD25,RD28,RD29,RX7,R13,R6, R14,R51,R7,RA15,RA42,RA11,RA22,RL9,RW11,RA40,RE338,R37,RE5,RE31,RE32, RE33,RE34,RE37,RE38,RE50,RE51,RE42,RE39,RV164,RV27,RV30,RV31,RV364
50	8	4/29	0.3	Part count calculate	Change RC29,RC23,RC664 BOM structure to @
51	27	5/3	0.3	Board ID change to DVT2	RE22 change to 240k_0402_1% (SD000001B80)
52	6	5/3	0.3	Add AMD Stoney A9-9400 BOM	Add A9-9400 Part number SA0000A280L
53	27	5/3	0.3	ESD request to pop	Pop CE23
54	30	5/3	0.3	EMI request to unpop MLCC Cap.	Unpop C35,C36,C37,C38,C39,C40,C41,C42,C43,C44,C45,C46,C47,C48,C49
55	21	5/3	0.3	EMI request to change part	LA8,LA9 Change to 0_0402_5%
56	29	5/3	0.3	ME Update JPWR1 Footprint	Update JPWR1 footprint to "JXT_FP226H-006S1BM_6P"
57	9	5/3	0.3	APU_ID Modify BOM structure	E2A6@ Change to E2A6A9@
58	6	5/3	0.3	Add E2-9000/A6-9200 PR sample PN	Modify E2-9000 "SA00009W80L" , A6-9200 " SA0000A2A0L"
59	22	5/3	0.3	Add TI re-driver EQ set t i ng (7dø	Pop RS33, RS34 to 4.7k_0402_5% , pop RS18,RS22,RS23,RS27,RS28
60	9	5/26	1.0	Reserve 0ohm for APU_PCIE_WAKE#	Add RC967 for APU_PCIE_WAKE# (unpop)
61	26	5/26	1.0	Modify +0.95VSDGPU & +1.8VGS slew rate to meet GPU sequence	C343,C344 change to 2200pF (SE075222K80)
62	27	6/6	1.0	Board ID change to X build set t i g	RE22 change to 270k_1%_ohm (SD00000G280)
63	9	6/6	1.0	Change BIOS APU_ID strap pin	RC708->A6A9@ , RC707->E2@
64	29	6/6	1.0	Reserve MB power bot t on(S_W1, S_W2)	SW1 ,SW2 change BOM structure to @
65	6	6/6	1.0	Add AMD Stoney CPU R3 PN	Add Stoney E2-9000 ,A6-9200, A9,9400 R3 PN
66		6/13	1.0	DFB issue : co-lay un-used pin need to solder mask	RI1,RI2,RI4,RI5,RI7,RI8,RI10,RI11,RU1,RU2,RU3,RU4,RU5,RU6,RU7, RU8,RU9,RU10,RU11,RU12,RU13,RU14,RU17,RU18,R17,R18 solder mask
67	24	6/14	1.0	Change JKB1 Footprint(DFB issue)	Change JKB1 Footprint to use SP01001LN00 footprint (2nd source)
68	18	6/14	1.0	EMI part count reduce	RA17,RA18,RA19,RA20,RA21 0ohm Change to R-short
69	24	6/14	1.0	Add GPU R3 PN	Add AMD M1-30 R3 PN
70	24	6/14	1.0	Add VRAM R3 PN	Add VRAM Samsung , Hynix, Micron R3 PN
71	30	6/15	1.0	Add PCB R3 PN	Add PCB R3 PN "DA6001LB011"
72	11	6/16	1.0	Extra 0.22uF Cap. , Follow AMD checklist	CC1129 Change Bom Structure to @